- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C30AJC (ADVANCED MICRO DEVICES INC) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79C30AJC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 41/101頁 |
| 文件大?。?/td> | 1607K |
| 代理商： | AM79C30AJC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
Am79C30A/32A Data Sheet
41
D-Channel Receive and Transmit Errors
Non-Integer Number of Bytes
A non-integer number of bytes occurs when the num-
ber of D-channel bits received between opening and
closing flags is not divisible by eight. If a received
packet consists of a non-integer number of bytes, the
DLC sets bit 1 in the D-channel Error Register (DER) to
a logical 1 when the last byte of the associated packet
is read from the D-channel Receive buffer.
Frame Check Sequence Error
If a received packet, including its 16-bit Frame Check
Sequence, is not received perfectly, the DLC sets DER
bit 3 to a logical 1 when the last byte of the associated
packet is read from the Receive buffer.
Receive Packet Abort
If seven contiguous 1s are received while receiving a
packet, the packet will be terminated. DER bit 0 will be
set to a logical 1 when the last byte of the associated
packet is read from the D-channel Receive buffer.
Overflow
Overflow occurs when the total number of D-channel
bytes within a packet (including, only when enabled,
the Frame Check Sequence bytes) exceeds the limit
contained in the D-channel Receive Byte Limit Regis-
ter. (See Receiving D-channel Packets section.) When
overflow occurs, the DLC terminates the packet, and
sets DER bit 4 to a logical 1 when the last byte of the
associated packet is read from the D-channel Receive
buffer.
Underflow
If a received D-channel (including FCS) packet is less
than 5 bytes for a 2-byte address packet, an underflow
error condition occurs, and the DLC sets DER bit 5 to a
logical 1 when the last byte of the associated packet is
read from the D-channel Receive buffer.
Overrun
A D-channel overrun error occurs when the receiver
buffer is full, and another byte is received. This can
happen if the D-channel Receive buffer fills, and is not
read within 425
μ
s. When this error occurs, the DLC
sets DER bit 6 to a logical 1 and terminates the packet.
Underrun
A D-channel underrun error occurs when an empty
D-channel buffer is transmitted. This can happen if the
D-channel Transmit buffer is not loaded within 375
μ
s
of the D-channel Transmit buffer Empty interrupt being
asserted (IR bit 0). When this error occurs, the DLC
sets DER bit 7 to a logical 1 and terminates the packet.
Receive Packet Lost
Receive Packet Lost occurs when two outstanding
packets have been received and not serviced (the mi-
croprocessor has not read the DCRB register), and a
third packet is received. When this error occurs, DSR2
bit 2 is set to a logical 1 and the incoming packet is ter-
minated (not received).
DLC REGISTERS
The DLC contains the following registers.
Registers
First Received Byte Address Registers
Second Received Byte Address Registers
Transmit Address Register (16-bit)
D-channel Receive Byte Limit Register (16-bit)
D-channel Receive Byte Count Register (16-bit) (2-word FIFO)
D-channel Transmit Byte Count Register (16-bit)
Random Number Generator Registers
D-channel mode registers
Address Status Register (2-byte FIFO)
Extended FIFO Control Register
D-channel Transmit buffer Register
D-channel Receive buffer Register
D-channel Status Register #1
D-channel Status Register #2
D-channel Error Register (2-byte FIFO)
Number of Registers Mnemonic
4
4
1
1
1
1
2
4
1
1
—
—
1
1
1
FRAR
SRAR
TAR
DRLR
DRCR
DTCR
RNGR
DMR
ASR
EFCR
DCTR
DCRB
DSR1
DSR2
DER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C30AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32A | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AJC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C850KC | SUPERNET-R 3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C30AJC/D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C30AJC/DTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AM79C30AJC/E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C30AJC/E3 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C30AJC/E4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。