- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C30AJC (ADVANCED MICRO DEVICES INC) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79C30AJC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 10/101頁 |
| 文件大?。?/td> | 1607K |
| 代理商： | AM79C30AJC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
10
Am79C30A/32A Data Sheet
INIT2 Register (INIT2) default = 00H
Address = Indirect 20 Hex, Read/Write
A special write procedure must be followed in order to
modify the contents of the INIT2 Register, since the
INIT2 Register includes control bits which could result
in the stopping of the microprocessor clock. This proce-
dure greatly reduces the probability of errant software
disabling the system, and is described as follows:
1. Write the INIT2 address to the Command Register.
2. Write to the Data Register (INIT2 is not yet up-
dated).
3. Write the INIT2 address to the Command Register.
4. Write to the Data Register (INIT2 is updated).
The writes must take place without any intervening in-
direct accesses to the DSC/IDC circuit.
RESET Operation
The Am79C30A/32A can be reset by driving the
RESET pin High. When power is first supplied to the
DSC/IDC circuit, a reset must be performed. This ini-
tializes the DSC/IDC circuit to its default condition as
defined in Table 3.
Receive and Transmit Abort Commands
The microprocessor has the option via INIT Register
bits 6 and 7 to abort the receive and transmit D-channel
packets. When the microprocessor sets one of these
bits, the Am79C30A/32A aborts the respective opera-
tion. The frame abort sequence is defined in greater
detail later. (See the Data Link Controller section on
page 36.)
Interrupt Handling
The Am79C30A/32A generates either no interrupt or
only one interrupt every 125 μs. Once asserted, INT re-
mains active until the microprocessor responds by inter-
rogating the Am79C30A/32A’s Interrupt Register (IR)
(see Table 4). Reading the IR in response to an acti-
vated INT pin deactivates the INT pin and clears the IR.
If an event causing an interrupt occurs while the IR is
being read by the microprocessor, the effect of the
event is held until the microprocessor has completed its
read cycle. A reset clears all conditions causing inter-
rupts.
Bits 0, 1, and 4 of the IR, if set, advise the microproces-
sor that the respective buffer is ready for reading or
writing. If bit 0 is set due to an empty buffer, the D-chan-
nel Transmit buffer must be serviced within 375
μ
s. If bit
1 is set and the D-channel Receive buffer is full, the
buffer must be serviced within 425
μ
s. This is to prevent
erroneous data transfers causing transmitter underrun
and receiver overrun errors. If bit 4 is set then the Bb or
Table 2.
INIT2 Register
Bit
7
6
5
4
3
2
1
0 Function
0 0
X
X
X
X
X
X Reserved, must be written to 0;
READs are undefined
0 0
0
X
X
X
X
X Power-Down disabled; writing
11 to the INIT Register will put
the DSC/IDC circuit into Idle
mode
0 0
1
X
X
X
X
X Power-Down enabled; writing
11 to the INIT Register will put
the DSC/IDC circuit into
Power-Down mode
0 0
X
0
X
X
X
X Multiframe Interrupt filter
disabled
0 0
X
1
X
X
X
X Multiframe Interrupt filter
enabled (see LIU section for
detailed description)
0 0
X
X
X
0
X
X Clock speed-up option disabled
0 0
X
X
X
1
X
X Clock speed-up option enabled;
if set, this register bit will be
cleared when the DLC FIFO
receive threshold or second
packet received interrupt is
triggered
0 0
X
X
X
0
0
0 MCLK frequency determined by
INIT Register
0 0
X
X
X
0
0
1 MCLK frequency is 1.536 MHz
0 0
X
X
X
0
1
0 MCLK frequency is 768 kHz
0 0
X
X
X
0
1
1 MCLK frequency is 384 kHz
0 0
X
X
X
1
0
0 MCLK stopped in High state
0 0
X
X
X
1
0
1 Reserved
0 0
X
X
X
1
1
0 Reserved
0 0
X
X
X
1
1
1 Reserved
Table 3.
Reset Pin Conditions
Pin Name
State Following RESET
D7–D0
High Impedance
MCLK
6.144 MHz
INT
Logical 1
SBOUT
High Impedance
SFS
High Impedance
SCLK
High Impedance
LS1, LS2
High Impedance
EAR1
High Impedance
EAR2
High Impedance
AREF
High Impedance
LOUT1
High Impedance
LOUT2
High Impedance
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C30AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32A | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AJC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C850KC | SUPERNET-R 3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C30AJC/D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C30AJC/DTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AM79C30AJC/E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C30AJC/E3 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C30AJC/E4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。