- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366548 > AM7969-125VBXA (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM7969-125VBXA |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁(yè)數(shù)： | 16/127頁(yè) |
| 文件大?。?/td> | 730K |
| 代理商： | AM7969-125VBXA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
12
Am7968/Am7969
of the internal byte clock (CLK) and the rising edge of
strobe does not violate t
BB
specification shown in the
SWITCHING CHARACTERISTICS Section.
The internal byte clock controls the flow of data from the
input register through the shift register. The falling edge
of the internal byte clock delineates the end of one byte
from the start of the next. Due to various tolerances in
the PLL, the period of the internal byte clock may vary
slightly. This effect may cause a shift in the location of
the byte boundary with respect to the falling edge of the
clock. This variation may move the byte boundary and
therefore creates a window during which the part should
not be strobed. This window called the t
6
window, is
shown in the figure below. If the part is strobed during
the t
6
window data will not be lost however, a sync may
be added and the transmitter latency will be increased
by one byte time.
CLK
–9/8(t1/n) + 9 ns
20 ns
Strobe Stayout Area
(t
6
window)
07370F-9
Nominal Byte
Boundary
Sync Acquisition
In case of errors which cause Am7969 Receivers to lose
byte/symbol sync, and on power-up, internal logic de-
tects this loss-re-acquisition of sync and modifies the
CLKoutput. CLKoutput is actually a buffered version of
the signal which controls Data transfers inside the
Am7969 Receiver on byte boundaries. Byte boundaries
move when the Am7969 Receiver loses, and re-
acquires sync. To protect slave systems (which may use
this output as a clock synchronous with the incoming
data) from having clocks which are too narrow, the out-
put logic will stretch an output pulse when the pulse
would have been less than a byte-time long. The data
being processed just prior to this re-acquisition of sync
will be lost. The Sync symbol, and all subsequent data
will be processed correctly.
TAXI User Test Modes
TLSinput can be used to force the Am7968 Transmitter
into either of the two Test modes. If TLSis open or termi-
nated to approximately V
CC
/2 (Test Mode 2), the internal
VCO is switched out and everything is clocked directly
from the CLKinput. The serial output data rate will be at
the CLK bit rate and not at 10X, 11X, or 12X, as is the
case in normal operation. Test Mode 2 will allow testing
of the logic in the Latches, Encoder, and Shifter without
having to first stabilize the PLL clock multiplier. In Test
Mode 1 (TLSwired to V
CC
), the PLL is enabled and the
chip operates normally, except that the output is an NRZ
stream (CLK is an input & ACK function is slightly modi-
fied). This will allow testing of all functions at full rate
without needing to perform match loop tests to accom-
modate the data inversion characteristics of NRZI.
Differential SERIN+/SERIN– inputs can be used to
force the Am7969 Receiver into its Test mode. This will
allow testing of the logic in the Latches, Decoder, and
Shifter without having to first stabilize the the PLL. If
SERIN–is tied to ground, the internal V
CO
is switched
out and X
1
becomes the internal bit rate clock. The serial
data rate will be at the CLK bit rate, not at 10X, 11X, or
12X, as is the case in normal operation. In this mode,
SERIN+becomes a single-ended serial data input with
nominal 100K ECL threshold voltages (Referenced to
+5 volts).
These Test Mode switches make the parts determinate,
synchronous systems, instead of statistical, asynchro-
nous ones. An automatic test system will be able to
clock each part through the functional test patterns at
any rate or sequence that is convenient. After the logic
has been verified, the part can be put back into the nor-
mal mode, and the PLL functions verified knowing that
the rest of the chip is functional.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7968-125LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-175LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125VB3A | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7969-175 | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969175DC | 制造商:AMD 功能描述:* |
| AM7969-175DC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM7969-175DCB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver |
| AM7969-175DKC | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。