- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > AM7969-125VBXA (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM7969-125VBXA |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁數(shù)： | 106/127頁 |
| 文件大小： | 730K |
| 代理商： | AM7969-125VBXA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁當(dāng)前第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
AMD
102
TAXIchip Integrated Circuits Technical Manual
TAXI T
echnical
I
nformation
P
ublication
#89-08
S ubjec t: T AX I Rec eiver Loc k T ime
Question:
In a fully operational system in which both the Transmitter and Receiver are powered
on, how long will it take for the Receiver to lock to new data after a quiet line
Answer:
When data transmission stops and the link becomes quiet, the TAXI Receiver PLL will
drift to its natural resting frequency which by design, is less than 3% away from the
reference frequency applied at the X1 pin.
When data appears on the line, the Receiver PLL will achieve phase lock in a time
which is proportional to the incoming data edge density and PLL loop bandwidth.
Because this lock time is dependent on the data being transmitted, the time it takes for
the receiver to lock will depend on the specific system application. In Section 3.3, three
types of data are represented and their calculated lock times are shown. By dividing the
lock time for a specific data pattern by the X1 clock period, the number of bytes to lock
the PLL can be calculated.
Because time to lock is dependent on many variables, it is represented as a typical time.
If time to lock is critical to the specific application, we suggest you allow at least the
times shown.
Although there is no guaranteed specification for time to lock, a test is run (using a JK
pattern) as part of AMD outgoing tests to ensure that all devices can achieve lock within
a reasonable time. The test is performed by sending JKs for 640
μ
s, and then without
interruption, a full rate functional test is run. For the test to pass, the PLL must lock to
the JK pattern and then track the incoming data perfectly.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7968-125LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-175LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125VB3A | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7969-175 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969175DC | 制造商:AMD 功能描述:* |
| AM7969-175DC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM7969-175DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
| AM7969-175DKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。