參數(shù)資料
型號： AM7969-125VB3A
廠商： Advanced Micro Devices, Inc.
英文描述： TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述： TAXIchip集成電路（透明異步Xmitter，接收器接口）
文件頁數(shù)： 64/127頁
文件大?。?/td> 730K
代理商： AM7969-125VB3A
AMD
60
TAXIchip Integrated Circuits Technical Manual
4.1.1 Loc al Mode T ransmitters
In Local mode, X1 and X2 are the crystal oscillator inputs. The external component
connections are shown in Figure 4-1. Zero temperature coefficient capacitors (type
NPO) should be used for good temperature stability.
Typical Crystal Specification
Fundamental Frequency
Resonant Mode
Load Capacitor (Correlation)
Operating Temperature Range
Temperature Stability
Drive Level (Correlation)
Effective Series Resistance
Holder Type
Aging for 10 Years
4.0 MHz –17.5 MHz +0.1%
Parallel
30 pF
0
°
C to 70
°
C
±
1.00 ppm
2 mW
25
(max)
Low Profile
±
10 ppm
Figure 4-1
T AX lc hip Crystal Connec tion
RESET
Am7968 or, Am7969
X1
X2
C
C
C = 150 pF for a 12.5 – 17.5 MHz Crystal, 220 pF for a 4 MHz–12.5 MHz Crystal
12330E-5
The Transmitter may also be run in local mode by applying a TTL frequency source to
X1 and grounding X2. The TTL source may be either from a crystal oscillator module, or
from a neighboring TAXI Transmitter CLK output. In local mode, CLK is the buffered
output of the internal crystal oscillator. Connecting the CLK output of a TAXI Receiver
directly to the X1 input of a TAXI Transmitter is not recommended, because the
Transmitter’s clock stability and jitter requirements are not satisfied by the Receiver CLK
output.
4.2 T AX I Rec eiver Cloc k Connec tions
The considerations and connections for the TAXI Receiver are similar to those for the
TAXI Transmitter. The Receiver X1 and X2 inputs connect to an on-chip oscillator,
whose frequency is determined by a parallel resonant crystal, or is driven by an external
TTL frequency source. The oscillator provides the reference, which sets the expected
center frequency for the data synchronizing PLL. The synchronizing PLL tracks the
incoming data and generates a bit clock from the serial data stream. All of the internal
TAXI Receiver logic, including the logic that generates the CLK output, runs on this bit
rate clock. This recovered clock is as stable as possible in both frequency and phase, as
it tracks the incoming data stream. In addition to the bit synchronization accomplished
by the PLL, the logic will maintain byte synchronization (framing) with the incoming data
相關(guān)PDF資料
PDF描述
AM7968-175JC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-175JC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-125DC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-125DMC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-125JC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7969-125VBXA 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-175 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969175DC 制造商:AMD 功能描述:*
AM7969-175DC 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM7969-175DCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*