- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > AM7969-125VB3A (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM7969-125VB3A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁(yè)數(shù)： | 116/127頁(yè) |
| 文件大?。?/td> | 730K |
| 代理商： | AM7969-125VB3A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
112
TAXIchip Integrated Circuits Technical Manual
The circuitry that handles the Sync Commands or Sync Bytes generates several signals.
The CMND0, CLR_CNTR, Sync and PCO are the signals that are generated by Sync
Command logic. The CLR_CNTR signal is generated from the CMND0 and the CSTRB
signal which signify a Sync Command has been received. CLR_CNTR clears the
controllerand then is latched by the rising edge of the Receiver CLK to form the Sync
signal. The Sync signal then generates an active PCO signal. The CLKOUT is then
driven High on the following rising edge of
CLK
if CLK4 has not already driven the
CLKOUT signal High. The Sync Command only clocks out the data when it is received
before the fourth byte of data has been received. In all other cases, the data is clocked
out by the logic involved with the fourth state of the controller. The Sync Commands that
follow this Sync Command hold the CLKOUT signal High to effectively hold the control-
lercircuitry in a constant state of reset with no change to the output data.
Buffering:
The buffering of signals should also be considered for this design. In this example, the
data outputs from the TAXI Receiver drive the first column of four low power registers.
This design does not exceed the driving capacity of the Receiver, but if different parts
are used, load calculations should be redone.
This system should work with any standard logic, although logic families should not be
mixed unless timing considerations have been made. This particular example uses low
power Schottky devices with relatively fast low power output registers.
T IMING CONS IDERAT IONS
Some critical timing considerations must be met to ensure the proper operation of this
design. In order to capture the DSTRB signal, the timing of DSTRB going active and the
rising edge of the CLKx signals from the controllermust agree with the setup and hold
times of the first column of registers. To ensure capture of Sync Commands, the
CLR_CNTR signal becoming active and the rising edge of the Receiver CLK must agree
with the setup and hold times of the Sync flip flop. To prevent glitches on the CLKx
signals and the potential capture of incorrect data, the timing between CLK_CNTR rising
and CLR_CNTR becoming active must be considered, CLR_CNTR needs to become
active at a time before CLK_CNTR can effect the output of CLKx. The timing diagram is
shown in Figure 16.
Figure 16 shows the timing of the system where one Sync Command is received
between data blocks being received. The premature Sync Command is not shown, but
can be derived by following the given timing diagram and known responses of the logic
given in Figure 15.
UPGRADE NOT ES
Command Line Handling:
To add the capability to receive Commands in this design, only a few additions are
necessary. Since this design uses 8-bit data mode, 4-bit commands can be used. It will
be necessary to add command storage registers four bits wide as well as command
output registers four bits wide to output these Command lines correctly. The CLKx
signals as well as the CLKOUT signals for the existing registers need to be connected to
these new registers. The CLKx signals may need to be buffered to meet fanout limita-
tions of the controllercircuitry.
Control S ignals:
The signals that need to be output by the new features do not add to the logic. The
circuitry to capture the CSTRB signal is already designed into the system. The DSTRB
signal can be used as a CSTRB indicator, active Low, as well as a DSTRB indicator,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM7968-175JC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-175JC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125DC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-125DMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125JC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7969-125VBXA | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-175 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969175DC | 制造商:AMD 功能描述:* |
| AM7969-175DC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM7969-175DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。