參數(shù)資料
型號(hào): Am7968-175DMC
廠商: Advanced Micro Devices, Inc.
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: TAXIchip集成電路(透明異步Xmitter,接收器接口)
文件頁(yè)數(shù): 88/127頁(yè)
文件大小: 730K
代理商: AM7968-175DMC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)當(dāng)前第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
84
TAXIchip Integrated Circuits Technical Manual
Figure 7-9
Rec eiver T iming in Auto-Repeat Configuration
Sync
Data 1
Data 2
Data 3
Serial
Data
CNB1
IGM1
CNB2
IGM2
CNB3
IGM3 =
CNB1
Data 4
Data 5
Data 6
Note:
IGM3 =
CNB1
so RX1 is now ready to receive new data. The cycle can now be repeated.
12330E-31
7.3.2 T iming Limitations of the Auto-Repeat Configuration
Note, however, that the t
46
delay adds up as it ripples through the daisy chain. If the total
delay from the first to the last Receiver in the cascade is greater than 1 byte time,
parallel data will output 1 byte time later on some Receivers than on others.
The following example is for t
46
= 20 ns and a 12.5 MHz byte rate, the time between the
start of one byte to the start of the next is 80 nanoseconds. When IGM on the last
Receiver goes HIGH forcing the CNB1 on the first one to go LOW, it will take 20 x R ns
(where R is the number of Receivers in cascade) before the last IGM goes LOW again,
(allowing CNB on the first Receiver to go HIGH).
In order for the first Receiver to capture the next byte its CNB cannot remain LOW for
more than X ns (where X must be less than 1 byte period).
X = (20 x R1) + (inverter delay) + (CNB to CLK set-up)
(R1 is the number of receivers that can be connected in cascade in this format)
The CNB to CLK set-up time is specified as t
47
= [(byte time/n) –32 ns]
In 8 Bit mode at 12.5 Mbyte/s, CNB to clock setup = - [(80/10) –32] = 24 ns
Figure 7-10 demonstrates an alternative scheme which will allow a virtually unlimited
number of receivers to be cascaded. The fan-out of the inverter dictates the number of
AND gates that can be driven. Multiple inverters can be connected to the last IGM
output if needed. Using this scheme guarantees that all of the receivers in cascade will
相關(guān)PDF資料
PDF描述
Am7968-175LMC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969 TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-125DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-125DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-175DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7968-175JC 制造商:Rochester Electronics LLC 功能描述:
AM7968-175JC-G 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM7968-175LKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175LMC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter