- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > Am7968-175DMC (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號： | Am7968-175DMC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁數(shù)： | 20/127頁 |
| 文件大?。?/td> | 730K |
| 代理商： | AM7968-175DMC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
AMD
16
Am7968/Am7969
Am7968 Transmitter Functional Block
Description
(Refer to page 1)
Crystal Oscillator/Clock Generator
The serial link speed is derived from a master frequency
source (byte rate). This source can either be the built-in
Crystal Oscillator, or a clock signal applied through the
X
1
pin. This signal is buffered and sent to the CLKout-
put when Am7968 Transmitter is in Local mode.
CLK input is multiplied by ten (8-bit mode), eleven (9-bit
mode), or twelve (10-bit mode), using the internal PLL to
create the bit rate.
The working frequency can be varied between 3.3 MHz
and 17.5 MHz. The crystal frequency required to
achieve the maximum 175 Mbaud on the serial link, and
the resultant usable data transfer rate will be:
Crystal
Frequency
12.50 MHz
Am7968-125 Input and Am7969-125
Maximum Parallel Throughput
80 ns/pattern (100 Mbit/sec)
Internal
Divide Ratio
125/10
Mode
8-Bit
9-Bit
11.36 MHz
88 ns/pattern (102 Mbit/sec)
125/11
10-Bit
10.42 MHz
96 ns/pattern (104 Mbit/sec)
125/12
Crystal
Frequency
17.50 MHz
Am7968-175 Input and Am7969-175
Maximum Parallel Throughput
57.1 ns/pattern (140 Mbit/sec)
Internal
Divide Ratio
175/10
Mode
8-Bit
9-Bit
15.90 MHz
62.8 ns/pattern (143 Mbit/sec)
175/11
10-Bit
14.58 MHz
68.5 ns/pattern (145 Mbit/sec)
175/12
Input Latch
The Am7968’s Input Latch accommodates asynchro-
nous strobing of Data and Command by being divided
into two stages.
If STRBis asserted when both stages are empty, Data
or Command bits are transferred directly to the second
stage of the Input Latch and ACKrises shortly after
STRB This pattern is now ready to move to the Encoder
Latch at the next falling edge of CLK
An input pattern is strobed into the first stage of the Input
Latch only when the second stage is BUSY (contains
previously stored data). The Transmitter will be BUSY
when STRBis asserted a second time in a given CLK
cycle. Contents of the first stage are not protected from
subsequent STRBs within the same CLKcycle. At the
falling edge of CLK previously stored data is transferred
from the second stage to the Encoder Latch and the new
data is clocked into the second stage of the Input Latch.
If in Local mode, ACKwill rise at this time.
Encoder Latch
Input to the Encoder Latch is clocked by an internal sig-
nal which is synchronous with the shifted byte being
sent on the serial link. Whenever a new input pattern is
strobed into the Input Latch, the data is transferred to the
Encoder Latch at the next opportunity.
Data Encoder
Encodes twelve data inputs (8, 9, 10 Data bits or 4, 3, 2
Command inputs) into 10, 11, or 12 bits. The Command
data inputs control the transmitted symbol. If all Com-
mand inputs are LOW, the symbol for the Data bits will
be sent. If Command inputs have any other pattern then
the symbol representing that Command will be
transmitted.
Shifter
The Shifter is parallel-loaded from the Encoder at the
first available byte boundary, and then shifted until the
next byte boundary. The Shifter is being serially loaded
at all times. As data is being shifted out of the Transmit-
ter, the shifter fills from the LSB. If parallel data is avail-
able at the end of the byte, it is parallel-loaded into the
Shifter and begins shifting out during the next clock cy-
cle. Otherwise, the serially loaded data fills the next
byte. The serial data which loads into the Shifter is gen-
erated by an internal state machine which generates a
repeating Sync pattern.
Media Interface
The Media Interface is differential ECL, referenced to
+5 V. It is capable of driving lines terminated with 50
to
(V
CC
- 2.0) volts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7968-175LMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969 | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7968-175JC | 制造商:Rochester Electronics LLC 功能描述: |
| AM7968-175JC-G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM7968-175LKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175LMC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。