- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > Am7968-175DMC (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號： | Am7968-175DMC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁數(shù)： | 16/127頁 |
| 文件大?。?/td> | 730K |
| 代理商： | AM7968-175DMC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
AMD
12
Am7968/Am7969
of the internal byte clock (CLK) and the rising edge of
strobe does not violate t
BB
specification shown in the
SWITCHING CHARACTERISTICS Section.
The internal byte clock controls the flow of data from the
input register through the shift register. The falling edge
of the internal byte clock delineates the end of one byte
from the start of the next. Due to various tolerances in
the PLL, the period of the internal byte clock may vary
slightly. This effect may cause a shift in the location of
the byte boundary with respect to the falling edge of the
clock. This variation may move the byte boundary and
therefore creates a window during which the part should
not be strobed. This window called the t
6
window, is
shown in the figure below. If the part is strobed during
the t
6
window data will not be lost however, a sync may
be added and the transmitter latency will be increased
by one byte time.
CLK
–9/8(t1/n) + 9 ns
20 ns
Strobe Stayout Area
(t
6
window)
07370F-9
Nominal Byte
Boundary
Sync Acquisition
In case of errors which cause Am7969 Receivers to lose
byte/symbol sync, and on power-up, internal logic de-
tects this loss-re-acquisition of sync and modifies the
CLKoutput. CLKoutput is actually a buffered version of
the signal which controls Data transfers inside the
Am7969 Receiver on byte boundaries. Byte boundaries
move when the Am7969 Receiver loses, and re-
acquires sync. To protect slave systems (which may use
this output as a clock synchronous with the incoming
data) from having clocks which are too narrow, the out-
put logic will stretch an output pulse when the pulse
would have been less than a byte-time long. The data
being processed just prior to this re-acquisition of sync
will be lost. The Sync symbol, and all subsequent data
will be processed correctly.
TAXI User Test Modes
TLSinput can be used to force the Am7968 Transmitter
into either of the two Test modes. If TLSis open or termi-
nated to approximately V
CC
/2 (Test Mode 2), the internal
VCO is switched out and everything is clocked directly
from the CLKinput. The serial output data rate will be at
the CLK bit rate and not at 10X, 11X, or 12X, as is the
case in normal operation. Test Mode 2 will allow testing
of the logic in the Latches, Encoder, and Shifter without
having to first stabilize the PLL clock multiplier. In Test
Mode 1 (TLSwired to V
CC
), the PLL is enabled and the
chip operates normally, except that the output is an NRZ
stream (CLK is an input & ACK function is slightly modi-
fied). This will allow testing of all functions at full rate
without needing to perform match loop tests to accom-
modate the data inversion characteristics of NRZI.
Differential SERIN+/SERIN– inputs can be used to
force the Am7969 Receiver into its Test mode. This will
allow testing of the logic in the Latches, Decoder, and
Shifter without having to first stabilize the the PLL. If
SERIN–is tied to ground, the internal V
CO
is switched
out and X
1
becomes the internal bit rate clock. The serial
data rate will be at the CLK bit rate, not at 10X, 11X, or
12X, as is the case in normal operation. In this mode,
SERIN+becomes a single-ended serial data input with
nominal 100K ECL threshold voltages (Referenced to
+5 volts).
These Test Mode switches make the parts determinate,
synchronous systems, instead of statistical, asynchro-
nous ones. An automatic test system will be able to
clock each part through the functional test patterns at
any rate or sequence that is convenient. After the logic
has been verified, the part can be put back into the nor-
mal mode, and the PLL functions verified knowing that
the rest of the chip is functional.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7968-175LMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969 | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7968-175JC | 制造商:Rochester Electronics LLC 功能描述: |
| AM7968-175JC-G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM7968-175LKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175LMC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。