- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385097 > AKD4113 (Asahi Kasei Microsystems Co.,Ltd) JT 13C 13#22D SKT PLUG PDF資料下載
參數(shù)資料
| 型號： | AKD4113 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | JT 13C 13#22D SKT PLUG |
| 中文描述： | 192kHz 24位處長與6:1選擇器 |
| 文件頁數(shù)： | 34/49頁 |
| 文件大小： | 531K |
| 代理商： | AKD4113 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ASAHI KASEI
[AK4113]
MS0349-E-01
2005/03
- 34 -
2-1-3. ACKNOWLEDGE
ACKNOWLEDGE is a software convention used to indicate successful data transfers. The transmitting device will
release the SDA line (HIGH) after transmitting eight bits. The receiver must pull down the SDA line during the
acknowledge clock pulse so that that it remains stable “L” during “H” period of this clock pulse. The AK4113 will
generates an acknowledge after each byte has been received.
In the read mode, the slave, the AK4113 will transmit eight bits of data, release the SDA line and monitor the line for an
acknowledge. If an acknowledge is detected and no STOP condition is generated by the master, the slave will continue to
transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the STOP
condition.
SCL FROM
MASTER
acknowledge
DATA
OUTPUT BY
TRANSMITTER
DATA
OUTPUT BY
RECEIVER
1
9
8
START
CONDITION
Clock pulse
for acknowledge
not acknowledge
Figure 34. Acknowledge on the I
2
C-bus
2-1-4. FIRST BYTE
The first byte, which includes seven bits of slave address and one bit of R/W bit, is sent after the START condition. If the
transmitted slave address matches an address for one of the device, the receiver who has been addressed pulls down the
SDA line.
The most significant five bits of the slave address are fixed as “00100”. The next two bits are CAD1 and CAD0 (device
address bits). These two bits identify the specific device on the bus. The hard-wired input pins (CAD1 pin and CAD0
pin) set them. The eighth bit (LSB) of the first byte (R/W bit) defines whether a write or read condition is requested by
the master. A “1” indicates that the read operation is to be executed. A “0” indicates that the write operation is to be
executed.
0
0
1
0
0
CAD1
CAD0
R/W
(Those CAD1/0 should match with CAD1/0 pins.)
Figure 35. The First Byte
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4113 | 192KHZ 24BIT DIR WITH 6:1 SELECTOR |
| AK4113VF | 192KHZ 24BIT DIR WITH 6:1 SELECTOR |
| AKD4124 | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
| AK4124 | AB 5C 5#16 PIN RECP |
| AK4124VF | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4113-B | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz digital audio receiver |
| AKD4114 | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4114-B | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4114-B_09 | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4115-A | 制造商:AKM 制造商全稱:AKM 功能描述:AK4115 Evaluation Board Rev.3 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。