- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385097 > AKD4113 (Asahi Kasei Microsystems Co.,Ltd) JT 13C 13#22D SKT PLUG PDF資料下載
參數(shù)資料
| 型號： | AKD4113 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | JT 13C 13#22D SKT PLUG |
| 中文描述： | 192kHz 24位處長與6:1選擇器 |
| 文件頁數(shù)： | 33/49頁 |
| 文件大?。?/td> | 531K |
| 代理商： | AKD4113 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ASAHI KASEI
[AK4113]
MS0349-E-01
2005/03
- 33 -
2. I
2
C bus control mode (I2C pin = “H”)
The AK4113 supports a fast-mode I
2
C-bus system (max : 400kHz).
2-1. Data transfer
All commands are preceded by a START condition. After the START condition, a slave address is sent. After the AK4113
recognizes the START condition, the device interfaced to the bus waits for the slave address to be transmitted over the
SDA line. If the transmitted slave address matches an address for one of the devices, the designated slave device pulls the
SDA line to LOW (ACKNOWLEDGE). The data transfer is always terminated by a STOP condition generated by the
master device.
2-1-1. Data validity
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is LOW except for the START and the STOP condition.
SCL
SDA
DATA LINE
STABLE :
DATA VALID
CHANGE
OF DATA
ALLOWED
Figure 32. Data transfer
2-1-2. START and STOP condition
A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. All sequences start from
the START condition.
A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition. All sequences end by the
STOP condition.
SCL
SDA
STOP CONDITION
START CONDITION
Figure 33. START and STOP conditions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4113 | 192KHZ 24BIT DIR WITH 6:1 SELECTOR |
| AK4113VF | 192KHZ 24BIT DIR WITH 6:1 SELECTOR |
| AKD4124 | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
| AK4124 | AB 5C 5#16 PIN RECP |
| AK4124VF | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4113-B | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz digital audio receiver |
| AKD4114 | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4114-B | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4114-B_09 | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4115-A | 制造商:AKM 制造商全稱:AKM 功能描述:AK4115 Evaluation Board Rev.3 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。