- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385097 > AKD4113 (Asahi Kasei Microsystems Co.,Ltd) JT 13C 13#22D SKT PLUG PDF資料下載
參數(shù)資料
| 型號： | AKD4113 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | JT 13C 13#22D SKT PLUG |
| 中文描述： | 192kHz 24位處長與6:1選擇器 |
| 文件頁數(shù)： | 26/49頁 |
| 文件大小： | 531K |
| 代理商： | AKD4113 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ASAHI KASEI
[AK4113]
MS0349-E-01
2005/03
- 26 -
1. Parallel control mode
In parallel control mode, the INT0 pin outputs the ORed signal between UNLCK and PAR. The INT1 pin outputs the
ORed signal between AUTO and AUDION. Once INT0 goes ”H”, it maintains “H” for 1024/fs cycles after the all error
events are removed. Table 14 shows the state of each output pins when the INT0/1 pin is “H”.
Event
UNLCK
PAR
AUTO
AUDION
INT0
1
x
x
x
0
1
x
x
0
0
x
x
“L”
x
x
1
x
x
x
x
1
x
x
0
0
Note 13. INT1 pin outputs “L” or “H” in accordance with the ORed signal between AUTO and AUDION.
Note 14. INT0 pin outputs “L” or “H” in accordance with the ORed signal between UNLCK and PAR.
Note
15.
SDTO pin outputs “L”, “Previous Data” or “Normal Data” in accordance with the ORed signal between
UNLCK and PAR.
Note 16. V pin outputs “L” or “Normal operation” in accordance with the ORed signal between PAR and UNCLK.
Table 14. Error Handling in parallel control mode (x: Don’t care)
2. Serial control mode
In serial control mode, the INT1 and INT0 pins output an ORed signal based on the above nine interrupt events. When
masked, the interrupt event does not affect the operation of the INT1-0 pins (the masks do not affect the registers in 07H
and DAT bit). Once the INT0 pin goes to “H”, it remains “H” for 1024/fs (this value can be changed with the EFH1-0
bits) after all events not masked by mask bits are cleared. INT1 pin immediately goes to “L” when those events are
cleared.
UNLCK, PAR, AUTO, AUDION and V bits in Address=07H indicate the interrupt status events above in real time. Once
QINT, CINT and DAT bits goes to “1”, it stays “1” until the register is read.
When the AK4113 loses lock, the channel status bit, user bit, Pc and Pd are initialized. In this initial state, INT0 pin
outputs the ORed signal between UNLCK and PAR bits. INT1 pin outputs the ORed signal between AUTO and
AUDION bits.
Event
UNLCK
PAR
Others
1
x
x
0
1
x
Previous Data
x
x
x
Table 15. Error Handling in serial control mode (x: Don’t care)
Pin
INT1
SDTO
“L”
V
“L”
Output
Output
“H”
Previous Data
Output
Note 13
“H”
Note 14
“L”
Note
15
Note 16
Pin
SDTO
“L”
V
“L”
Output
Output
TX
Output
Output
Output
Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4113 | 192KHZ 24BIT DIR WITH 6:1 SELECTOR |
| AK4113VF | 192KHZ 24BIT DIR WITH 6:1 SELECTOR |
| AKD4124 | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
| AK4124 | AB 5C 5#16 PIN RECP |
| AK4124VF | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4113-B | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz digital audio receiver |
| AKD4114 | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4114-B | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4114-B_09 | 制造商:AKM 制造商全稱:AKM 功能描述:AK4114 Evaluation Board Rev.0 |
| AKD4115-A | 制造商:AKM 制造商全稱:AKM 功能描述:AK4115 Evaluation Board Rev.3 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。