- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5701VN (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP PDF資料下載
參數(shù)資料
| 型號： | AK5701VN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| 中文描述： | 16位ツヒ立體聲ADC帶鎖相環(huán) |
| 文件頁數(shù)： | 35/64頁 |
| 文件大?。?/td> | 747K |
| 代理商： | AK5701VN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
[AK5701]
■
ALC Operation
The ALC (Automatic Level Control) is done by ALC block when ALC bit is “1”.
1.
ALC Limiter Operation
During the ALC limiter operation, when either Lch or Rch exceeds the ALC limiter detection level (
Table 22
), the IVL
and IVR values (same value) are attenuated automatically by the amount defined by the ALC limiter ATT step (
Table 23
).
When ZELMN bit = “0” (zero cross detection is enabled), the IVL and IVR values are changed by ALC limiter operation
at the individual zero crossing points of Lch and Rch or at the zero crossing timeout. ZTM1-0 bits set the zero crossing
timeout period of both ALC limiter and recovery operation (
Table 24
).
When ZELMN bit = “1” (zero cross detection is disabled), IVL and IVR values are immediately (period: 1/fs) changed by
ALC limiter operation. Attenuation step is fixed to 1 step regardless of the setting of LMAT1-0 bits.
The attenuation operation is executed continuously until the input signal level becomes ALC limiter detection level
(
Table 22
) or less. After completing the attenuation operation, unless ALC bit is changed to “0”, the operation repeats
when the input signal level exceeds LMTH1-0 bits.
LMTH1
LMTH0 ALC Limier Detection Level
ALC Recovery Waiting Counter Reset Level
0
0
ALC Output
≥
2.5dBFS
0
1
ALC Output
≥
4.1dBFS
1
0
ALC Output
≥
6.0dBFS
1
1
ALC Output
≥
8.5dBFS
Table 22. ALC Limiter Detection Level / Recovery Counter Reset Level
ZELMN
LMAT1
LMAT0
0
0
0
1
1
0
1
1
1
x
x
Table 23. ALC Limiter ATT Step
Zero Crossing Timeout Period
ZTM1
ZTM0
8kHz
0
0
128/fs
16ms
0
1
256/fs
32ms
1
0
512/fs
64ms
1
1
1024/fs
128ms
Table 24. ALC Zero Crossing Timeout Period
(default)
2.5dBFS > ALC Output
≥
4.1dBFS
4.1dBFS > ALC Output
≥
6.0dBFS
6.0dBFS > ALC Output
≥
8.5dBFS
8.5dBFS > ALC Output
≥
12dBFS
ALC Limiter ATT Step
1 step
2 step
4 step
8 step
1step
(default)
0.375dB
0.750dB
1.500dB
3.000dB
0.375dB
0
(default)
16kHz
8ms
16ms
32ms
64ms
44.1kHz
2.9ms
5.8ms
11.6ms
23.2ms
MS0404-E-02
2007/08
- 35 -
相關PDF資料 |
PDF描述 |
|---|---|
| AK5701 | digital audio 16bit A/D converter |
| AK5702 | 4-Channel ADC with PLL & MIC-AMP |
| AK5702VN | 4-Channel ADC with PLL & MIC-AMP |
| AK6002A | Circular Connector; No. of Contacts:8; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-8 RoHS Compliant: No |
| AK6002AF | Circular Connector; No. of Contacts:23; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-99 RoHS Compliant: No |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK5701VNP-L | 功能描述:IC ADC AUDIO STER 16BIT 24QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AK5702 | 制造商:AKM 制造商全稱:AKM 功能描述:portable digital audio 16bit A/D converter |
| AK5702VN | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel ADC with PLL & MIC-AMP |
| AK5703 | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel 24-bit ADC with PLL & MIC-AMP |
| AK5703EN | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel 24-bit ADC with PLL & MIC-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。