- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4646EZ (ASAHI KASEI POWER DEVICES CORP) Stereo CODEC with MIC/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4646EZ |
| 廠商： | ASAHI KASEI POWER DEVICES CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Stereo CODEC with MIC/SPK-AMP |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| 封裝： | 4 X 4 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, QFN-32 |
| 文件頁數(shù)： | 67/78頁 |
| 文件大?。?/td> | 808K |
| 代理商： | AK4646EZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
[AK4646EZ]
MS0630-E-00
2007/06
- 67 -
CONTROL SEQUENCE
■
Clock Set up
When ADC or DAC is powered-up, the clocks must be supplied.
1.
PLL Master Mode.
BICK pin
LRCK pin
MCKO bit
(Addr:01H, D1)
PMPLL bit
(Addr:01H, D0)
40msec(max)
Output
(1)
(6)
Power Supply
PDN pin
PMVCM bit
(Addr:00H, D6)
(2)
(3)
MCKI pin
(5)
(4)
Input
M/S bit
(Addr:01H, D3)
MCKO pin
Output
(8)
(7)
40msec(max)
Example:
Audio I/F Format: MSB justified (ADC & DAC)
BICK frequency at Master Mode: 64fs
Input Master Clock Select at PLL Mode: 11.2896MHz
MCKO: Enable
Sampling Frequency: 44.1kHz
(1) Power Supply & PDN pin = “L”
“H”
(3)Addr:00H, Data:40H
(2)Addr:01H, Data:08H
Addr:04H, Data:4AH
Addr:05H, Data:27H
(4)Addr:01H, Data:0BH
MCKO, BICK and LRCK output
Figure 38. Clock Set Up Sequence (1)
<Example>
(1)
After Power Up, PDN pin = “L”
“H”
“L” time of 150ns or more is needed to reset the AK4646.
(2)
DIF1-0, PLL3-0, FS3-0, BCKO and M/S bits should be set during this period.
(3)
Power Up VCOM: PMVCM bit = “0”
“1”
VCOM should first be powered-up before the other block operates.
(4)
In case of using MCKO output: MCKO bit = “1”
In case of not using MCKO output: MCKO bit = “0”
(5)
PLL lock time is 40ms (max) after PMPLL bit changes from “0” to “1” and MCKI is supplied from an external
source.
(6)
The AK4646 starts to output the LRCK and BICK clocks after the PLL becomes stable. Then normal operation
starts.
(7)
The invalid frequency is output from MCKO pin during this period if MCKO bit = “1”.
(8)
The normal clock is output from MCKO pin after the PLL is locked if MCKO bit = “1”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4646 | Stereo CODEC with MIC/SPK-AMP |
| AK4646EN | Stereo CODEC with MIC/SPK-AMP |
| AK4647 | Stereo CODEC with MIC/HP-AMP |
| AK4647VN | Stereo CODEC with MIC/HP-AMP |
| AK4648 | Stereo CODEC with MIC/HP/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4647 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP |
| AK4647VN | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP |
| AK4647VQ | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP |
| AK4648 | 制造商:AKM 制造商全稱:AKM 功能描述:stereo CODEC with MIC/HP/SPK amplifier |
| AK4648EC | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP/SPK-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。