- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385093 > AK4632VN (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Mono CODEC with ALC & MIC/SPK/Video-AMP PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4632VN |
| 廠(chǎng)商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類(lèi)： | Codec |
| 英文描述： | 16-Bit ツヒ Mono CODEC with ALC & MIC/SPK/Video-AMP |
| 中文描述： | 16位ツヒALC的單聲道編解碼器 |
| 文件頁(yè)數(shù)： | 53/70頁(yè) |
| 文件大?。?/td> | 639K |
| 代理商： | AK4632VN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
ASAHI KASEI
[AK4632]
MS0396-E-00
2005/06
- 53 -
Addr
09H
Register Name
Input PGA Control
Default
D7
0
0
D6
D5
D4
D3
D2
D1
D0
IPGA6
0
IPGA5
0
IPGA4
1
IPGA3
0
IPGA2
0
IPGA1
0
IPGA0
0
IPGA6-0: Input Analog PGA (See Table 42)
Default:
“
10H
”
(0dB)
When IPGA gain is changed, IPGA6-0 bits should be written while PMMIC bit is
“
1
”
and ALC1 bit is
“
0
”
.
IPGA6-0 bits should be set at 2/fs(250
μ
s@fs=8kHz) after PMMIC bit is set to
“
1
”
. IPGA gain is reset when
PMMIC bit is
“
0
”
, and then IPGA operation starts from the default value when PMMIC bit is changed to
“
1
”
.
When ALC1 bit is changed from
“
1
”
to
“
0
”
, IPGA holds the last gain value set automatically by ALC1
operation.
In a manual mode, IPGA can be set to any values in Table 42.The ZTM1-0 bits set zero crossing timeout
period when IPGA value is changed. When the control register is written from the
μ
P, the zero crossing
counter is reset and its counter starts. When the signal zero crossing or zero crossing timeout, the written value
from the
μ
P becomes valid.
DATA (HEX)
GAIN (dB)
47
+27.5
46
+27.0
45
+26.5
:
:
36
+19.0
:
:
10
+0.0
:
:
06
5.0
05
5.5
04
6.0
03
6.5
02
7.0
01
7.5
00
8.0
Table 42. Input Gain Setting
Addr
Register Name
D7
D6
0AH
Digital Volume Control
DVOL7
DVOL6
DVOL5
Default
0
0
DVOL7-0: Output Digital Volume (See Table 43)
The AK4632 has a digital output volume (256 levels, 0.5dB step, Mute). The gain can be set by the DVOL7-0
bits. The volume is included in front of a DAC block, a input data of DAC is changed from +12 to –115dB
with MUTE. This volume has a soft transition function. It takes 1061/fs (=133ms @ fs = 8kHz) or 256/fs
(=32ms @ fs = 8kHz) from 00H to FFH. Soft Transition Time is set by DVTM bit.
DVOL7-0
00H
01H
02H
18H
FDH
FEH
FFH
Table 43. Digital Volume Code Table
STEP
Default
0.5dB
D5
D4
D3
D2
D1
D0
DVOL4
1
DVOL3
1
DVOL2
0
DVOL1
0
DVOL0
0
0
Gain
+12.0dB
+11.5dB
+11.0dB
0dB
114.5dB
115.0dB
MUTE (
∞
)
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4633VN | 16bit mono CODEC with MIC/SPK amplifier. |
| AK4633 | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4640 | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4640VG | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
| AK4640VN | 16BIT CODEC WITH MIC /HP/SPK-AMPl |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4633 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4633ENP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
| AK4633VN | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:16bit mono CODEC with MIC/SPK amplifier. |
| AK4633VNP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:LOW COST MONO CODEC WITH SPK A |
| AK4634 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。