參數(shù)資料
型號(hào): AK4584VQ
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類: Codec
英文描述: 24Bit 96kHz Audio CODEC with DIT/DIR
中文描述: 24位96kHz的音頻編解碼器與動(dòng)態(tài)網(wǎng)/迪爾
文件頁(yè)數(shù): 34/53頁(yè)
文件大?。?/td> 351K
代理商: AK4584VQ
ASAHI KASEI
[AK
4584]
MS0118-E-00
2001/11
- 34 -
Soft Mute Operation
Soft mute operation is performed in the digital domain of the DAC input. When the SMUTE bit goes to “1”, the output
signal is attenuated by
during 1024 LRCK cycles. When the SMUTE bit is returned to “0”, the mute is cancelled and
the output attenuation gradually changes to 0dB during 1024 LRCK cycles. If the soft mute is cancelled within 1024 LRCK
cycles after starting the operation, the attenuation is discontinued and returned to 0dB. The soft mute is effective for
changing the signal source without stopping the signal transmission.
Soft mute function is independent of the output volume and cascade connected between both functions.
SMUTE
Attenuation
1024/fs
(1)
0dB
-
1024/fs
GD
(2)
GD
(3)
LOUT / ROUT
(4)
8192/fs
DZF pin
Figure 16. Soft mute function and Zero detection function
(1) The output signal is attenuated by
during 1024 LRCK cycles (1024/fs).
(2) Analog output delay from the digital input is called the group delay (GD).
(3) If the soft mute is cancelled within 1024 LRCK cycles, the attenuation is discontinued and returned to 0dB.
(4) When the input data of both channels is continuously zeros for 8192 LRCK cycles, DZF pin goes to “H”. DZF pin
immediately goes to “L” if input data of any channel is not zero after going DZF pin = “H”.
Zero Detection Function
The AK4584 DAC has a L/R channel-dependent zeros detect function. When the input data at both channels is
continuously zero for 8192 LRCK cycles, the DZF pin of each channel goes to “H”. The DZF pin of each channel
immediately goes to “L” if the input data of each channel is not zero after DZF pin = “H”. Zero detect function can be
disabled by the DZFE bit. In this case, the DZF pin is always “L”.
When the PDN pin is “L”, the DZF pin is always “L”. If PDN pin = “L”
“H”, DZF pin goes from “L”
“H”. When the
PWVRN bit is “0”, the DZF pin is “L”.
If the DZF pin goes to “H” when the RSTDAN bit becomes “0”, then the AK4584 is reset after 4~5/fs and goes to “L” at
6~7/fs after the RSTDAN bit becomes “1”. If after the RSTDAN bit becomes “0” and within 5/fs, the RSTDAN bit
becomes “1”, then the AK4584 will not be properly reset.
If the DZF pin goes to “H” when the PWDAN bit becomes “0”, then the AK4584 is reset after 4~5/fs and goes to “L” at
6~7/fs after the PWDAN bit becomes “1”. If the PWDAN bit becomes “0”, and the PWDAN bit becomes “1” within 5/fs,
then the AK4584 will not be properly reset.
When PDN pin becomes “H” and the PWDAN bit becomes “1” and the RSTDAN bit becomes “1”, 8192 counts start after
1/fs for the zero detect function.
相關(guān)PDF資料
PDF描述
AK4586 MULTI CHANNEL AUDIO CODEC WITH DIR
AK4586VQ Circular Connector; MIL SPEC:MIL-C-5015 A/B/C; Body Material:Aluminum Alloy; Series:97-3100A; No. of Contacts:4; Connector Shell Size:18; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No
AK4588 2/8 CHANNEL AUDIO CODEC WITH DIR
AK4588VQ 2/8 CHANNEL AUDIO CODEC WITH DIR
AK4589VQ 2/8-Channel Audio CODEC with DIR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4584VQP 功能描述:IC STEREO CODEC 24BIT 44LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
AK4586 制造商:AKM 制造商全稱:AKM 功能描述:MULTI CHANNEL AUDIO CODEC WITH DIR
AK4586VQ 制造商:AKM 制造商全稱:AKM 功能描述:MULTI CHANNEL AUDIO CODEC WITH DIR
AK4588 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR
AK4588VQ 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR