- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4561VQ (Asahi Kasei Microsystems Co.,Ltd) 16bit CODEC with built-in ALC and MIC/HP-Amp PDF資料下載
參數(shù)資料
| 型號： | AK4561VQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16bit CODEC with built-in ALC and MIC/HP-Amp |
| 中文描述： | 16位編解碼器在ALC和內(nèi)置麥克風(fēng)/惠普放大器 |
| 文件頁數(shù)： | 43/48頁 |
| 文件大?。?/td> | 332K |
| 代理商： | AK4561VQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁
ASAHI KASEI
AKM CONFIDENTIAL
[AK4561]
Rev. 0.9
2000/09
- 43 -
In Figure 31, the last IPGA value is reflected by doing the following sequence.
WR(IPGA=60H)
→
WR(ALC = “1”)
→
WR(IPGA=00H)
→
WR(ALC = “0”)
→
WR(IPGA=60H)
Figure 31
. IPGA value during
ALC operation 2
(1) WR(ALC = “1”): Enter ALC mode from Manual mode
(2) WR(IPGA=”00”): Write IPGA=00H to control register.
The IPGA value of fact is not reflected during ALC operation.
(3) WR(ALC = “0”): Finish ALC mode and enter Manual mode
(4) WR(IPGA=60H): IPGA value is changed as between the last written value to control register (IPGA=00H) and the
IPGA value at finishing ALC operation is different value.
4. IPGA writing operation at ALC operation OFF (ALC bit = “0”)
The zero crossing detection of IPGA is done to L/R channels independently. Zero crossing timeout can be set by ZTM1-0
bits. When the control register is written from
μ
P, the zero crossing counter for L/R channels commonly is reset and its
counter starts. When the signal detects zero crossing or zero crossing timeout, the written value from
μ
P becomes a valid
for the first time.
In case of writing to the control register continually, the control register should be written by an interval more than zero
crossing timeout. If an appointed interval is written, there is possible to the different value the IPGA value of L/R
channels. For example, when the present IPGA value is updated by zero crossing detection in a channel of one side and
other channel is not updated, if the new data is written in IPGA, the updated channel is keeping the last IPGA value and
other channel is updated to a new IPGA value by the last zero crossing counter. Therefore, zero crossing counter does not
reset when the zero crossing detection is waiting.
If the written value is the same as the current value, the writing value is ignored.
Control Register
Internal IPGAValue
Internal State
ALC
operation
Manual Mode
Manual Mode
60H
60H--> 40H
60H
00H
(1)
(2)
(3)
(4)
60H
60H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4562 | LOW POWER 20BIT CODEC WITH PGA |
| AK4562VN | LOW POWER 20BIT CODEC WITH PGA |
| AK4563A | Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4563AVF | Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4564 | 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4562 | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.A FOR AK4562 |
| AK4562VN | 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER 20BIT CODEC WITH PGA |
| AK4563A | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4563AVF | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4564 | 制造商:AKM 制造商全稱:AKM 功能描述:16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。