- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4533 (Asahi Kasei Microsystems Co.,Ltd) Audio Codec with Touch Screen Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4533 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | Audio Codec with Touch Screen Controller |
| 中文描述： | 音頻編解碼器與觸摸屏控制器 |
| 文件頁數(shù)： | 18/40頁 |
| 文件大?。?/td> | 473K |
| 代理商： | AK4533 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
[ASAHI KASEI]
<Revision 0.9a>
July 00
17
(a)
Audio Streaming I/F (AS I/F)
Audio data is transported by the control of 5-wire; MCLK, SCLK, LRCK, SDO, and SDI.
256fs or 512fs clock is input to MCLK pin as master clock for audio codec. The write the appropriate value to MSEL bit in the register
0h through A/T I/F is needed before master clock is input to the device. If the sampling frequency (fs) is equal to or less than 22.05kHz,
MSEL bit should be set to "0", which selects 512fs mode to suppress out-band noise. If fs is more than 22.05kHz, MSEL bit must be set
to "1", which select 256fs mode.
Note that MSEL bit should be set under power-down state (ADPD = "1", DALPD="1", DARPD="1")
Bit clock is 32fs that is synchronized to master clock, and is output via SCLK pin. Audio frame signal is also output via LRCK pin, and
its frequency is fs. The device keeps LRCK signal high level for 1/2fs period in which left channel data is input to or output from the
device, and keeps LRCK signal low level for 1/2fs period in which right channel data is input to the device. If at least one of ADPD bit,
DALPD bit, or DARPD bit is "0", LRCK signal and SCLK signal are output from the device. If all of the above bits are "1", SCLK and
LRCK are fixed to "L" level.
A/D data is 1 channel, and is output via SDO pin while LRCK is "H". A/D data format is 2's complement, 16 bit, and MSB first. SDO
is "L" while LRCK is "L". As A/D data is output at the falling edge of SCLK, A/D data should be latched at the rising edge of SCLK.
Left channel D/A data and right channel D/A data should be input in the first half of Ts and in the second half of Ts respectively. The
device latches D/A data at the rising edge of SCLK, D/A data must be input to SDI pin at the falling edge of SCLK. D/A data format is
2's complement, 16 bit, and MSB first.
SLCK(o)
LRCK(o)
Frame Period (Ts=1/fs)
D15 D14
SDO (o)
1/32fs period
D2 D1 D0
SDI(i)
D15 D14
D2 D1 D0
Lch DAC Data
D2 D1 D0
D15 D14
Rch DAC Data
D1 D0
ADC Data
Figure 11. Audio Streaming Data Timing
Table 1
shows the relationship between Sampling frequency (fs) and master clock frequency.
Sampling Frequency (fs)
44.1kHz
22.05kHz
11.025kHz
8.0kHz
MSEL bit
“1”(256fs mode)
“0”(512fs mode)
“0”(512fs mode)
“0”(512fs mode)
MCLK
11.2896MHz
11.2896MHz
5.6448MHz
4.096MHz
SCLK (32fs)
LRCK (1fs)
1.4112MHz
44.1kHz
705.6kHz
22.05kHz
352.8kHz
11.025kHz
256kHz
8.0kHz
Table 1. The relationship between sampling frequency and master clock frequency
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4534 | 16Bit CODEC with MIC/HP/SPK-AMP |
| AK4534VN | 16Bit CODEC with MIC/HP/SPK-AMP |
| AK4536 | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4536VN | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4537 | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4534 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit CODEC with MIC/HP/SPK-AMP |
| AK4534VN | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit CODEC with MIC/HP/SPK-AMP |
| AK4534VQ | 功能描述:IC CODEC 16BIT MIC/HP/SPK-AMP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4536 | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
| AK4536VN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。