- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4529 (Asahi Kasei Microsystems Co.,Ltd) High Performance Multi-channel Audio CODEC PDF資料下載
參數(shù)資料
| 型號： | AK4529 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | High Performance Multi-channel Audio CODEC |
| 中文描述： | 高性能多通道音頻解碼器 |
| 文件頁數(shù)： | 15/38頁 |
| 文件大?。?/td> | 398K |
| 代理商： | AK4529 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
ASAHI KASEI
[AK4529]
MS0082-E-00
2001/3
- 15 -
OPERATION OVERVIEW
n
System Clock
The external clocks, which are required to operate the AK4529, are MCLK, LRCK and BICK. There are two methods to
set MCLK frequency. In Manual Setting Mode (ACKS = “0”: Default), the sampling speed is set by DFS (Table 1). The
frequency of MCLK at each sampling speed is set automatically. (Table 2, 3). In Auto Setting Mode (ACKS = “1”), as
MCLK frequency is detected automatically (Table 4), and the internal master clock becomes the appropriate frequency
(Table 5), it is not necessary to set DFS.
MCLK should be synchronized with LRCK but the phase is not critical. External clocks (MCLK, BICK) should always be
present whenever the AK4529 is in normal operation mode (PDN = “H”). If these clocks are not provided, the AK4529
may draw excess current because the device utilizes dynamic refreshed logic internally. If the external clocks are not
present, the AK4529 should be in the power-down mode (PDN = “L”) or in the reset mode (RSTN = “0”). After exiting
reset at power-up etc., the AK4529 is in the power-down mode until MCLK and LRCK are input.
DFS
0
1
Sampling Speed (fs)
Normal Speed Mode
Double Speed Mode
32kHz~48kHz
64kHz~96kHz
Default
Table 1. Sampling Speed (Manual Setting Mode)
LRCK
fs
32.0kHz
44.1kHz
48.0kHz
MCLK (MHz)
384fs
12.2880
16.9344
18.4320
BICK (MHz)
64fs
2.0480
2.8224
3.0720
256fs
8.1920
11.2896
12.2880
512fs
16.3840
22.5792
24.5760
Table 2. System Clock Example (Normal Speed Mode @Manual Setting Mode)
LRCK
fs
88.2kHz
96.0kHz
MCLK (MHz)
192fs
16.9344
18.4320
BICK (MHz)
64fs
5.6448
6.1440
128fs
11.2896
12.2880
256fs
22.5792
24.5760
Table 3. System Clock Example (Double Speed Mode @Manual Setting Mode)
(Note: At double speed mode(DFS = “1”), 128fs and 192fs are not available for ADC.)
MCLK
512fs
256fs
Sampling Speed
Normal
Double
Table 4. Sampling Speed (Auto Setting Mode)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4532 | Internet/Network/General Purpose Multimedia Audio CODEC |
| AKD4532 | Internet/Network/General Purpose Multimedia Audio CODEC |
| AK4533 | Audio Codec with Touch Screen Controller |
| AK4534 | 16Bit CODEC with MIC/HP/SPK-AMP |
| AK4534VN | 16Bit CODEC with MIC/HP/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4529VQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| AK4529VQP | 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 8DAC 24-Bit 44-Pin LQFP |
| AK4531A-VQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| AK4532 | 制造商:AKM 制造商全稱:AKM 功能描述:Internet/Network/General Purpose Multimedia Audio CODEC |
| AK4532_04 | 制造商:AKM 制造商全稱:AKM 功能描述:Internet/Network/General Purpose Multimedia Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復。