- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4370 (Asahi Kasei Microsystems Co.,Ltd) 24-Bit 2ch DAC with HP-AMP & Output Mixer PDF資料下載
參數(shù)資料
| 型號： | AK4370 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 24-Bit 2ch DAC with HP-AMP & Output Mixer |
| 中文描述： | 24位2通道DAC，具有惠普腺苷 |
| 文件頁數(shù)： | 16/49頁 |
| 文件大?。?/td> | 695K |
| 代理商： | AK4370 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ASAHI KASEI
[AK4370]
MS0595-E-00
2007/03
- 16 -
OPERATION OVERVIEW
■
System Clock
The AK4370 supports both master and slave modes to interface with external devices. (See Table 1).
The M/S bit selects either master or slave mode. M/S bit = “1” selects master mode and “0” selects slave mode. When the
AK4370 is power-down mode (PDN pin = “L”) and exits reset state, the AK4370 is slave mode. After exiting reset state,
the AK4370 goes to master mode by changing M/S bit = “1”.
When the AK4370 is used by master mode, LRCK and BICK pins are a floating state until M/S bit becomes “1”. LRCK
and BICK pins of the AK4370 should be pulled-down or pulled-up by the resistor (about 100k
Ω
) externally to avoid the
floating state.
M/S bit
Mode
MCKI pin
BICK pin
Output
(Selected by BF bit)
Input
(32fs
～
64fs)
LRCK pin
Output
(1fs)
Input
(1fs)
Figure
1
Master Mode
Selected by FS3-0 bits
Figure 11
0
Slave Mode
Selected by FS3-0 bits
Figure 12
default
Table 1. Clock Mode Setting (x: Don’t care)
The frequency of master clock inputted to the MCKI pin can be selected FS3-0 bits. (Refer to Table 2)
If the sampling frequency is changed during normal operation of the DAC (PMDAC bit = “1”), the change should occur
after the input is muted by SMUTE bit = “1”, or the input is set to “0” data.
LRCK and BICK are output from the AK4370 in master mode (Figure 11). The clock input to the MCKI pin should
always be present whenever the DAC is in normal operation (PMDAC bit = “1”). If these clocks are not provided, the
AK4370 may draw excessive current and will not operate properly because it utilizes these clocks for internal dynamic
refresh of registers. If the external clocks are not present, the DAC should be placed in power-down mode (PMDAC bit =
“0”).
AK4370
DSP or
μ
P
MCKI
BICK
LRCK
SDATA
BCLK
LRCK
SDTO
1fs
32fs, 64fs
MCLK
256fs, 384fs, 512fs,
768fs or 1024fs
Figure 11. Master Mode
相關PDF資料 |
PDF描述 |
|---|---|
| AK4370VN | 24-Bit 2ch DAC with HP-AMP & Output Mixer |
| AK4371 | DAC with built-in PLL & HP-AMP |
| AK4371VN | DAC with built-in PLL & HP-AMP |
| AK4380 | 100dB 24 Bit 96KHz 2ch DAC(100dB的動態(tài)范圍，采樣率96KHz的24位音頻D/A轉換器) |
| AK4380VT | 100dB 24BIT 96kHz 2CH DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4370VN | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 2ch DAC with HP-AMP & Output Mixer |
| AK4371 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit DAC with Headphone Amplifier |
| AK4371VN | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372 | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372ECB | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。