參數(shù)資料
型號: AK4115VQ
廠商: ASAHI KASEI POWER DEVICES CORP
元件分類: 消費家電
英文描述: High Feature 192kHz 24bit Digital Audio Interface Transceiver
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝: 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64
文件頁數(shù): 17/64頁
文件大小: 606K
代理商: AK4115VQ
ASAHI KASEI
[AK4115]
MS0573-E-00
2006/12
- 17 -
Word Clock (Studio Sync Clock)
The word clock is used to synchronize clocks among studio equipment and is always synchronized to the sampling
frequency (1fs). The internal PLL generates MCLK, BICK and LRCK from the word clock supplied to the ELRCK pin.
The PLL lock range is 22kHz to 216kHz. The word clock (ELRCK pin) can receive signal levels of 0.5Vpp(min) when
AC coupled. In master mode, the clock phase between ELRCK pin and LRCK pin is within
±
5%. When the AK4115 is
supplied with a bi-phase signal and a word clock (ELRCK), the phase error between the LRCK and ELRCK is within
±
1/(128fs). Therefore, use LRCK and not ELRCK for the serial data output stream. When the word clock is not
synchronized to the bi-phase signal, WSYNC bit should be set to “0”.
DIT/DIR Mode
The AK4115 operates in either synchronous mode or asynchronous mode. In synchronous mode, transmitter and receiver
are operated by the same clock source. In asynchronous mode, transmitter and receiver are operated by different a
sampling frequencies that are selected by the ASYNC bit. Frequency multiples are not required in asynchronous mode.
1. Synchronous Mode: ASYNC bit = “0”
PSEL and CM1-0 select the clock source and the data source for SDTO. In Mode 2, the clock source is switched from
PLL to X'tal when the PLL goes to the unlock state. In Mode 3, the clock source is fixed to X’tal, but PLL is also
operation and the recovered data such as channel status bit can be monitored. For Mode 2 and Mode 3, it is recommended
that the frequency of X’tal is different from the recovered frequency of the PLL. In Modes 4-6, the PLL source is
ELRCK and MCKO1/2, BICK and LRCK are generated by the PLL. The data source of SDTO is always DAUX.
Mode
PSEL
CM1
CM0
UNLOCK
PLL Status
X'tal Status
ON
(Note 16)
ON
Clock source
PLL
(RX)
X'tal
PLL
(RX)
X'tal
X’tal
PLL
(ELRCK)
X’tal
PLL
(ELRCK)
X'tal
Clock I/O
SDTO
0
0
0
0
-
ON
Note 17
RX
1
0
0
1
-
OFF
Note 17
DAUX
0
ON
ON
Note 17
RX
2
0
1
0
1
-
ON
ON
ON
ON
ON
Note 17
Note 17
DAUX
DAUX
3
0
1
1
4
1
0
0
-
ON
(Note 16)
ON
Note 17
DAUX
5
1
0
1
-
OFF
Note 17
DAUX
0
ON
ON
Note 17
DAUX
6
1
1
0
1
ON
ON
Note 17
DAUX
Note 15. ON: Oscillation (Power-up), OFF: STOP (Power-down)
Note 16: When the X’tal is not used as clock comparison for fs detection (i.e. XTL1,0= “1,1”), the X’tal is OFF.
Note 17. MCKO1/2, BICK, LRCK
Table 3. Clock operation for DIT/DIR in synchronous mode
相關(guān)PDF資料
PDF描述
AK4115 High Feature 192kHz 24bit Digital Audio Interface Transceiver
AK4116VN Low Power 48kHz Digital Audio Receiver
AK4120 Sample Rate Converter with Mixer and Volume
AK4121A Asynchronous Sample Rate Converter
AK4121AVF Asynchronous Sample Rate Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4115VQP 功能描述:IC AUDIO DECODER 24BIT 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
AK4116 制造商:AKM 制造商全稱:AKM 功能描述:192kHz digital audio receiver
AK4116_05 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 48kHz Digital Audio Receiver
AK4116384D 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK4116384G 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory