Revision 23 2-43 Timing Characteristics Applies to 1.5 V DC Core Voltage Table 2-51 3.3 V LVTTL / 3.3 V" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AGL060V5-CSG121I
寤犲晢锛� Microsemi SoC
鏂囦欢闋佹暩(sh霉)锛� 206/250闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC FPGA 1KB FLASH 60K 121-CSP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 490
绯诲垪锛� IGLOO
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 1536
RAM 浣嶇附瑷�(j矛)锛� 18432
杓稿叆/杓稿嚭鏁�(sh霉)锛� 96
闁€鏁�(sh霉)锛� 60000
闆绘簮闆诲锛� 1.425 V ~ 1.575 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 121-VFBGA锛孋SBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 121-CSP锛�6x6锛�
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�绗�153闋�绗�154闋�绗�155闋�绗�156闋�绗�157闋�绗�158闋�绗�159闋�绗�160闋�绗�161闋�绗�162闋�绗�163闋�绗�164闋�绗�165闋�绗�166闋�绗�167闋�绗�168闋�绗�169闋�绗�170闋�绗�171闋�绗�172闋�绗�173闋�绗�174闋�绗�175闋�绗�176闋�绗�177闋�绗�178闋�绗�179闋�绗�180闋�绗�181闋�绗�182闋�绗�183闋�绗�184闋�绗�185闋�绗�186闋�绗�187闋�绗�188闋�绗�189闋�绗�190闋�绗�191闋�绗�192闋�绗�193闋�绗�194闋�绗�195闋�绗�196闋�绗�197闋�绗�198闋�绗�199闋�绗�200闋�绗�201闋�绗�202闋�绗�203闋�绗�204闋�绗�205闋�鐣�(d膩ng)鍓嶇206闋�绗�207闋�绗�208闋�绗�209闋�绗�210闋�绗�211闋�绗�212闋�绗�213闋�绗�214闋�绗�215闋�绗�216闋�绗�217闋�绗�218闋�绗�219闋�绗�220闋�绗�221闋�绗�222闋�绗�223闋�绗�224闋�绗�225闋�绗�226闋�绗�227闋�绗�228闋�绗�229闋�绗�230闋�绗�231闋�绗�232闋�绗�233闋�绗�234闋�绗�235闋�绗�236闋�绗�237闋�绗�238闋�绗�239闋�绗�240闋�绗�241闋�绗�242闋�绗�243闋�绗�244闋�绗�245闋�绗�246闋�绗�247闋�绗�248闋�绗�249闋�绗�250闋�
IGLOO Low Power Flash FPGAs
Revision 23
2-43
Timing Characteristics
Applies to 1.5 V DC Core Voltage
Table 2-51 3.3 V LVTTL / 3.3 V LVCMOS Low Slew 鈥� Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70掳C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Applicable to Advanced I/O Banks
Drive Strength
Speed Grade tDOUT tDP tDIN tPY tEOUT tZL
tZH
tLZ
tHZ
tZLS
tZHS Units
4 mA
Std.
0.97
4.47 0.18 0.85
0.66
4.56 3.89 2.24 2.19
8.15
7.48
ns
6 mA
Std.
0.97
3.74 0.18 0.85
0.66
3.82 3.37 2.49 2.63
7.42
6.96
ns
8 mA
Std.
0.97
3.74 0.18 0.85
0.66
3.82 3.37 2.49 2.63
7.42
6.96
ns
12 mA
Std.
0.97
3.23 0.18 0.85
0.66
3.30 2.98 2.66 2.91
6.89
6.57
ns
16 mA
Std.
0.97
3.08 0.18 0.85
0.66
3.14 2.89 2.70 2.99
6.74
6.48
ns
24 mA
Std.
0.97
3.00 0.18 0.85
0.66
3.06 2.91 2.74 3.27
6.66
6.50
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
Table 2-52 3.3 V LVTTL / 3.3 V LVCMOS High Slew 鈥� Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70掳C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Applicable to Advanced I/O Banks
Drive Strength
Speed Grade
tDOUT tDP tDIN tPY tEOUT tZL
tZH
tLZ
tHZ tZLS tZHS Units
4 mA
Std.
0.97
2.73 0.18 0.85
0.66
2.79 2.22 2.25 2.32 6.38 5.82
ns
6 mA
Std.
0.97
2.32 0.18 0.85
0.66
2.37 1.85 2.50 2.76 5.96 5.45
ns
8 mA
Std.
0.97
2.32 0.18 0.85
0.66
2.37 1.85 2.50 2.76 5.96 5.45
ns
12 mA
Std.
0.97
2.09 0.18 0.85
0.66
2.14 1.68 2.67 3.05 5.73 5.27
ns
16 mA
Std.
0.97
2.05 0.18 0.85
0.66
2.10 1.64 2.70 3.12 5.69 5.24
ns
24 mA
Std.
0.97
2.07 0.18 0.85
0.66
2.12 1.60 2.75 3.41 5.71 5.20
ns
Notes:
1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
Table 2-53 3.3 V LVTTL / 3.3 V LVCMOS Low Slew 鈥� Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70掳C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Applicable to Standard Plus Banks
Drive Strength
Speed Grade tDOUT tDP tDIN tPY tEOUT tZL
tZH
tLZ
tHZ
tZLS
tZHS Units
4 mA
Std.
0.97
3.94 0.18 0.85
0.66
4.02 3.46 1.98 2.03
7.62
7.05
ns
6 mA
Std.
0.97
3.24 0.18 0.85
0.66
3.31 2.99 2.21 2.42
6.90
6.59
ns
8 mA
Std.
0.97
3.24 0.18 0.85
0.66
3.31 2.99 2.21 2.42
6.90
6.59
ns
12 mA
Std.
0.97
2.76 0.18 0.85
0.66
2.82 2.63 2.36 2.68
6.42
6.22
ns
16 mA
Std.
0.97
2.76 0.18 0.85
0.66
2.82 2.63 2.36 2.68
6.42
6.22
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
RSA50DRST-S664 CONN EDGECARD 100PS DIP .125 SLD
EPF6010ATC100-3 IC FLEX 6000 FPGA 10K 100-TQFP
AMM15DTMT-S664 CONN EDGECARD 30POS R/A .156
AMM15DTBT-S664 CONN EDGECARD 30POS R/A .156
AMM15DTAT-S664 CONN EDGECARD 30POS R/A .156 SLD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AGL060V5-CSG144 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL060V5-CSG144ES 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL060V5-CSG144I 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL060V5-CSG144PP 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology
AGL060V5-DIELOT 鍒堕€犲晢:Microsemi Corporation 鍔熻兘鎻忚堪:AGL060V5-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film