參數(shù)資料
型號(hào)： ADV7314KST
廠商： ANALOG DEVICES INC
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
中文描述： COLOR SIGNAL ENCODER, PQFP64
封裝： LEAD FREE, MS-026BCD, LQFP-64
文件頁(yè)數(shù)： 53/84頁(yè)
文件大?。?/td> 1069K
代理商： ADV7314KST
REV. 0
ADV7314
–53–
SD DIGITAL NOISE REDUCTION
[Subaddress 63h, 64h, 65h]
DNR is applied to the Y data only. A filter block selects the high
frequency, low amplitude components of the incoming signal
[DNR input select]. The absolute value of the filter output is
compared to a programmable threshold value [DNR threshold
control]. There are two DNR modes available: DNR mode and
DNR sharpness mode.
In DNR mode, if the absolute value of the filter output is smaller
than the threshold, it is assumed to be noise. A programmable
amount [coring gain border, coring gain data] of this noise
signal will be subtracted from the original signal.
In DNR sharpness mode, if the absolute value of the filter out-
put is less than the programmed threshold, it is assumed to be
noise, as before. Otherwise, if the level exceeds the threshold,
now being identified as a valid signal, a fraction of the signal
[coring gain border, coring gain data] will be added to the origi-
nal signal in order to boost high frequency components and to
sharpen the video image.
In MPEG systems, it is common to process the video information
in blocks of 8 pixels
8 pixels for MPEG2 systems, or 16 pixels
16 pixels for MPEG1 systems [block size control]. DNR can
be applied to the resulting block transition areas that are known
to contain noise. Generally, the block transition area contains
two pixels. It is possible to define this area to contain four pixels
[border area].
It is also possible to compensate for variable block positioning
or differences in YCrCb pixel timing with the use of the [DNR
block offset].
BLOCK SIZE CONTROL
BORDER AREA
BLOCK OFFSET
CORING GAIN DATA
CORING GAIN BORDER
GAIN
DNR CONTROL
FILTER
OUTPUT
> THRESHOLD
INPUT FILTER
BLOCK
FILTER OUTPUT
< THRESHOLD
DNR OUT
+
+
MAIN SIGNAL PATH
ADD SIGNAL
ABOVE THRESHOLD
RANGE FROM
ORIGINAL SIGNAL
DNR
SHARPNESS
MODE
NOISE
SIGNAL PATH
Y DATA
INPUT
BLOCK SIZE CONTROL
BORDER AREA
BLOCK OFFSET
CORING GAIN DATA
CORING GAIN BORDER
GAIN
DNR CONTROL
FILTER
OUTPUT
< THRESHOLD
INPUT FILTER
BLOCK
FILTER OUTPUT
> THRESHOLD
DNR OUT
MAIN SIGNAL PATH
SUBTRACT SIGNAL
IN THRESHOLD
RANGE FROM
ORIGINAL SIGNAL
DNR MODE
NOISE
SIGNAL PATH
Y DATA
INPUT
–
+
Figure 47. DNR Block Diagram
The digital noise reduction registers are three 8-bit registers.
They are used to control the DNR processing.
Coring Gain Border [Address 63h, Bits 3–0]
These four bits are assigned to the gain factor applied to
border areas.
In DNR mode, the range of gain values is 0–1, in increments of
1/8. This factor is applied to the DNR filter output, which lies
below the set threshold range. The result is then subtracted
from the original signal.
In DNR sharpness mode the range of gain values is 0–0.5, in
increments of 1/16. This factor is applied to the DNR filter
output which lies above the threshold range. The result is added
to the original signal.
Coring Gain Data [Address 63h, Bits 7-4]
These four bits are assigned to the gain factor applied to the
luma data inside the MPEG pixel block.
In DNR mode the range of gain values is 0–1, in increments of
1/8. This factor is applied to the DNR filter output, which lies
below the set threshold range. The result is then subtracted
from the original signal.
In DNR sharpness mode, the range of gain values is 0–0.5, in
increments of 1/16. This factor is applied to the DNR filter
output, which lies above the threshold range. The result is added
to the original signal.
O X X X X X X O O X X X X X X O
O X X X X X X O O X X X X X X O
O X X X X X X O O X X X X X X O
DNR27 – DNR24 = 01H
OFFSET CAUSED
BY VARIATIONS IN
INPUT TIMING
APPLY BORDER
CORING GAIN
APPLY DATA
CORING GAIN
Figure 48. DNR Block Offset Control
DNR Threshold [Address 64h, Bits 5–0]
These six bits are used to define the threshold value in the range
of 0 to 63. The range is an absolute value.
Border Area [Address 64h, Bit 6]
In setting this bit to a Logic 1, the block transition area can be
defined to consist of four pixels. If this bit is set to a Logic 0,
the border transition area consists of two pixels, where one pixel
refers to two clock cycles at 27 MHz.
720 485 PIXELS
(NTSC)
8 8 PIXEL BLOCK
8 8 PIXEL BLOCK
2 PIXEL
BORDER DATA
Figure 49. DNR Border Area
相關(guān)PDF資料
PDF描述
ADV7322 Multiformat 11-Bit HDTV Video Encoder
ADV7322KSTZ1 Multiformat 11-Bit HDTV Video Encoder
ADV7400 ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV
ADV7400KST-110 ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV
ADV7400KST-140 ADV7402/ADV7400 Multiformat Video Decoders for Advanced TV
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73186702 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR
ADV73186703 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR
ADV7320 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV73205705 制造商:LG Corporation 功能描述:Frame Assembly
ADV73205706 制造商:LG Corporation 功能描述:Frame Assembly
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*