- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7302A (Analog Devices, Inc.) 32X2 SHROUDED VERT. HDR PDF資料下載
參數(shù)資料
| 型號： | ADV7302A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 32X2 SHROUDED VERT. HDR |
| 中文描述： | 多格式統(tǒng)計，逐行掃描/ HDTV視頻編碼器與六11位DAC |
| 文件頁數(shù)： | 33/68頁 |
| 文件大?。?/td> | 1177K |
| 代理商： | ADV7302A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
REV. A
ADV7302A/ADV7303A
–33–
TIMING MODES
HD Async Timing Mode
[Subaddress 10h, Bits 3–2]
For any input data that does not conform to SMPTE293M,
SMPTE274M, SMPTE296M, or ITU-R.BT1358 standards,
an Asynchronous Timing Mode can be used to interface to the
ADV7302A/ADV7303A. Timing control signals for HSYNC,
VSYNC, and BLANK have to be programmed by the user.
Macrovision is not available in Async Timing Mode.
Figure 28 shows an example of how to program the ADV7302A/
ADV7303A to accept a different high definition standard other
than SMPTE293M, SMPTE274M, SMPTE296M, or
ITU-R.BT1358 standards.
Table XIV must be followed when programming the control sig-
nals in Async Timing Mode.
HD Timing Reset
A timing reset is achieved in setting the HD Timing Reset Con-
trol Bit at Address 14h from “0” to “1.” In this state, the
horizontal and vertical counters will remain reset. On setting
this bit back to “0,” the internal counters will again commence
counting. The minimum time the pin has to be held high is one
clock cycle; otherwise, this reset signal might not be recognized.
This timing reset applies to the HD timing counters only.
SD Timing
Real-time Control, Subcarrier Reset, Timing Reset
[Subaddress 44h, Bits 2–1]
Together with the RTC_SCR_TR Pin and SD Mode Register 3
[Address 44h, Bits 1–2] the ADV7302A/ADV7303A can be
used in Timing Reset Mode, Subcarrier Phase Reset Mode,
or RTC Mode.
a. A timing reset is achieved in a low-to-high transition on the
RTC_SCR_TR Pin (Pin 31). In this state, the horizontal and
vertical counters will remain reset. On releasing this pin (set
to low), the internal counters will again commence counting.
The minimum time the pin has to be held high is one clock
cycle; otherwise, this reset signal might not be recognized. This
timing reset applies to the SD timing counters only.
b. Subcarrier phase reset, a low-to-high transition on the
RTC_SCR_TR pin (Pin 31), will reset the subcarrier phase
to zero when the SD RTC/TR/SCR control bits at Address 44h
are set to “01.” This reset signal will have to be held high for
a minimum of one clock cycle. Since the Field Counter is
not reset, it is recommended to apply the reset in Field 7
(PAL). The reset of the phase will then occur on the next field
by being correctly lined up with the internal counters. The
Field Count Register at Address 7Bh can be used to identify
the number of the active field.
c. In RTC Mode, the ADV7302A/ADV7303A can be used to
lock to an external video source. The Real-time Control Mode
allows the ADV7302A/ADV7303A to automatically alter the
subcarrier frequency to compensate for line length variations.
When the part is connected to a device that outputs a digital
data stream in the RTC format (such as a ADV7185 video
decoder, see Figure 29), the part will automatically change to
the compensated subcarrier frequency on a line-by-line basis.
This digital data stream is 67 bits wide and the subcarrier is
contained in Bits 0 to 21. Each bit is two clock cycles long.
00h should be written into all four Subcarrier Frequency
Registers when using this mode.
CLK
ACTIVE VIDEO
PROGRAMMABLE
INPUT TIMING
ANALOG
OUTPUT
a
b
c
d
81
66
66
243
1920
HORIZONTAL SYNC
e
P_HSYNC
P_VSYNC
P_BLANK
*
*
SET ADDRESS 10h, BIT 6 TO “1”
Figure 28. Async Timing Mode, Programming Input Control Signals for SMPTE295M Compatibility
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7302AKST | Sand Paper; Abrasive Grade:A VFN; Color:Maroon; Pack Quantity:6; Roll Length:30ft; Width:2" |
| ADV7303A | Sand Paper; Abrasive Grade:A VFN; Color:Maroon; Pack Quantity:4; Roll Length:30ft; Width:3" |
| ADV7303AKST | Sand Paper; Abrasive Grade:T; Color:White; Pack Quantity:3; Roll Length:30ft; Width:4" |
| ADV7310 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7310KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7302AKST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs |
| ADV7303A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs |
| ADV7303AKST | 制造商:Rochester Electronics LLC 功能描述:150MHZ HD 108MHZ PROG SCAN 11BIT ENC I.C - Bulk 制造商:Analog Devices 功能描述: |
| ADV73045701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73045702 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。