參數(shù)資料
型號： ADV7184BSTZ
廠商： Analog Devices Inc
文件頁數(shù)： 57/112頁
文件大?。?/td> 0K
描述： IC DECODER VID SDTV MULTI 80LQFP
標(biāo)準(zhǔn)包裝： 1
類型： 視頻解碼器
應(yīng)用： 投影儀，錄音機(jī)，安全
電壓 - 電源，模擬： 3.15 V ~ 3.45 V
電壓 - 電源，數(shù)字： 1.65 V ~ 2 V
安裝類型： 表面貼裝
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-LQFP（14x14）
包裝： 托盤
ADV7184
Rev. A | Page 49 of 112
05
47
9-
029
ADVANCE BEGIN OF
VSYNC BY NVBEG[4:0]
DELAY BEGIN OF
VSYNC BY NVBEG[4:0]
VSYNC BEGIN
NVBEGSIGN
ODD FIELD?
0
1
NO
YES
NVBEGDELO
VSBHO
ADDITIONAL
DELAY BY
1 LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NVBEGDELE
VSBHE
ADDITIONAL
DELAY BY
1 LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NOT VALID FOR USER
PROGRAMMING
Figure 29. NTSC Vsync Begin
NVBEGDELO, NTSC Vsync Begin Delay on Odd Field,
Address 0xE5 [7]
0 (default)—No delay.
1—Delays vsync going high on an odd field by a line relative
to NVBEG.
NVBEGDELE, NTSC Vsync Begin Delay on Even Field,
Address 0xE5 [6]
0 (default)—No delay.
1—Delays vsync going high on an even field by a line relative
to NVBEG.
NVBEGSIGN, NTSC Vsync Begin Sign, Address 0xE5 [5]
0—Delays the start of vsync. Set for user manual programming.
1 (default)—Advances the start of vsync. Not recommended for
user programming.
NVBEG [4:0], NTSC Vsync Begin, Address 0xE5 [4:0]
The default value of NVBEG is 00101, indicating the NTSC
vsync begin position. For all NTSC/PAL vsync timing controls,
both the V bit in the AV code and the vsync on the VS pin are
modified.
05
47
9-
030
ADVANCE END OF
VSYNC BY NVEND[4:0]
DELAY END OF VSYNC
BY NVEND[4:0]
VSYNC END
NVENDSIGN
ODD FIELD?
0
1
NO
YES
NVENDDELO
VSEHO
ADDITIONAL
DELAY BY
1 LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NVENDDELE
VSEHE
ADDITIONAL
DELAY BY
1 LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NOT VALID FOR USER
PROGRAMMING
Figure 30. NTSC Vsync End
NVENDDELO, NTSC Vsync End Delay on Odd Field,
Address 0xE6 [7]
0 (default)—No delay.
1—Delays vsync from going low on an odd field by a line
relative to NVEND.
NVENDDELE, NTSC Vsync End Delay on Even Field,
Address 0xE6 [6]
0 (default)—No delay.
1—Delays vsync from going low on an even field by a line
relative to NVEND.
NVENDSIGN, NTSC Vsync End Sign, Address 0xE6 [5]
0 (default)—Delays the end of vsync. Set for user manual
programming.
1—Advances the end of vsync. Not recommended for user
programming.
NVEND [4:0], NTSC Vsync End, Address 0xE6 [4:0]
The default value of NVEND is 00100, indicating the NTSC
vsync end position.
相關(guān)PDF資料
PDF描述
ADV7188BSTZ IC DECODER VID MULTIFORM 80LQFP
ADV7189BBSTZ IC VIDEO DECODER SDTV 80-LQFP
ADV7194KSTZ IC ENCODER VIDEO EXT-10 80-LQFP
ADV7202KSTZ IC CODEC VIDEO 10BIT 64LQFP
ADV7311KST IC VID ENC 6-12BIT DAC'S 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7185 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7186 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Decoder and Display Processor
ADV7186BBCZ 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7186BBCZ-RL 功能描述:IC VIDEO DECODER 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*