- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7183KST (ANALOG DEVICES INC) Advanced Video Decoder with 10-Bit ADC and Component Input Support PDF資料下載
參數(shù)資料
| 型號： | ADV7183KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Advanced Video Decoder with 10-Bit ADC and Component Input Support |
| 中文描述： | COLOR SIGNAL DECODER, PQFP80 |
| 封裝： | PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 7/41頁 |
| 文件大?。?/td> | 484K |
| 代理商： | ADV7183KST |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
REV. 0
ADV7183
–7–
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Input/Output
Function
1
VS/VACTIVE
O
VS or Vertical Sync. A dual-function pin, (OM_SEL[1:0] = 0, 0) is an
output signal that indicates a vertical sync with respect to the YUV pixel
data. The active period of this signal is six lines of video long. The polarity
of the VS signal is controlled by the PVS bit. VACTIVE (OM_SEL[1:0] =
1, 0 or 0, 1) is an output signal that is active during the active/viewable
period of a video field. The polarity of VACTIVE is controlled by PVS bit.
HS or Horizontal Sync. A dual-function pin, (OM_SEL[1:0] = 0, 0) is a
programmable horizontal sync output signal. The rising and falling edges
can be controlled by HSB[9:0] and HSE[9:0] in steps of 2 LLC1. The polarity
of the HS signal is controlled by the PHS bit. HACTIVE (OM_SEL[1:0] =
1, 0 or 0, 1) is an output signal that is active during the active/viewable
period of a video line. The active portion of a video line is programmable on
the ADV7183. The polarity of HACTIVE is controlled by PHS bit.
Digital I/O Ground
Digital I/O Supply Voltage (3.3 V)
Video Pixel Output Port. 8-bit multiplexed YCrCb pixel port (P15–P8),
16-bit YCrCb pixel port (P15–P8 = Y and P7–P0 = Cb,Cr).
Ground for Digital Supply
Digital Supply Voltage (3.3 V)
Almost Full Flag. A FIFO control signal indicating when the FIFO has
reached the almost full margin set by the user (use FFM[4:0]). The polarity
of this signal is controlled by the PFF bit.
Half Full Flag. A multifunction pin, (OM_SEL[1:0] = 1, 0) is a FIFO
control signal that indicates when the FIFO is half full. The QCLK
(OM_SEL[1:0] = 0, 1) pin function is a qualified pixel output clock when
using FIFO SCAPI mode. The GL (OM_SEL[1:0] = 0, 0) function
(Genlock output) is a signal that contains a serial stream of data that contains
information for locking the subcarrier frequency. The polarity of HFF signal
is controlled by PFF bit.
Almost Empty Flag. A FIFO control signal, it indicates when the FIFO
has reached the almost empty margin set by the user (use FFM[4:0]). The
polarity of this signal is controlled by PFF bit.
Asynchronous FIFO Clock. This asynchronous clock is used to output
data onto the P19-P0 bus and other control signals.
General-Purpose Outputs controlled via I
2
C
Clock Reference Output. This is a clock qualifier distributed by the inter-
nal CGC for a data rate of LLC2. The polarity of LLCREF is controlled
by the PLLCREF bit.
Line-Locked Clock System Output Clock/2 (13.5 MHz)
Line-Locked Clock System Output Clock. A dual-function pin
(27 MHz
±
5%)
or a FIFO output clock ranging from 20 MHz to 35 MHz.
Second terminal for crystal oscillator; not connected if external clock
source is used.
Input terminal for 27 MHz crystal oscillator or connection for external
oscillator with CMOS-compatible square wave clock signal
Power-Down Enable. A logical low will place part in a power-down status.
This pin is used for the External Loop Filter that is required for the LLC PLL.
2
HS/HACTIVE
O
3, 14
4, 15
5–8, 19–24,
32, 33, 73–76
9, 31, 71
10, 30, 72
11
DVSSIO
DVDDIO
P15–P0
G
P
O
DVSS1–3
DVDD1–3
AFF
G
P
O
12
HFF/QCLK/GL
I/O
13
AEF
O
16
CLKIN
I
17, 18, 34, 35
25
GPO[3:0]
LLCREF
O
O
26
27
LLC2
LLC1/PCLK
O
O
28
XTAL1
O
29
XTAL
I
36
37
38
39
PWRDN
ELPF
PVDD
PVSS
I
I
P
G
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7183 | Advanced Video Decoder with 10-Bit ADC and Component Input Support |
| ADV7185 | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7190KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191 | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7184 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder with Fast Switch Overlay Support |
| ADV7184BSTZ | 功能描述:IC DECODER VID SDTV MULTI 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7185 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Decoder and Display Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。