- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7183KST (ANALOG DEVICES INC) Advanced Video Decoder with 10-Bit ADC and Component Input Support PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7183KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Advanced Video Decoder with 10-Bit ADC and Component Input Support |
| 中文描述： | COLOR SIGNAL DECODER, PQFP80 |
| 封裝： | PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 30/41頁 |
| 文件大?。?/td> | 484K |
| 代理商： | ADV7183KST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
REV. 0
–30–
ADV7183
Table XXXII. Pixel Delay Control Register (Subaddress 27)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
RESERVED
CTA[2:0]
1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
RESERVED
1
SWPC
2
0
1
NOTES
1
Chroma Timing Adjust. Allows a specified timing difference between the luma and chroma samples.
2
Allows the Cr and Cb samples to be swapped.
0
0
0
Set to Zero
Not Valid
Chroma + 2 Pixel (Early)
Chroma + 1 Pixel (Early)
No Delay
Chroma – 1 Pixel (Late)
Chroma – 2 Pixel (Late)
Chroma – 3 Pixel (Late)
Not Valid
Set to One
No Swapping
Swap the Cr and Cb Values
0
1
0
1
0
1
0
1
Table XXXIII. Manual Clock Control 1 Register (Subaddress 28)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
CLKVAL[17:16]
1
RESERVED
1
1
CLKMANE
2
0
1
FIX27E
3
0
1
NOTES
1
If enabled via CLKMANE, CLKVAL[17:0] determines the fixed output frequency. On the LLC, LLC2, and LLCREF pins.
2
Clock Generator Manual Enable. Allows the analog clock generator to produce a fixed clock frequency that is not dependent on the video signal.
3
Allows the o/p of fixed 27 MHz crystal clock via LLC, LLC2, and LLCREF o/p pins.
X
X
1
1
Set to Default
Output Frequency Set by Video
Frequency Set by CLKVAL[17:0]
Output Frequency Set by Clock Generator
Output 27 MHz Fixed
Table XXXIV. Manual Clock Control 2 Register (Subaddress 29)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
CLKVAL[15:8]
*
X
X
X
X
*
If enabled via CLKMANE, CLKVAL[17:0] determines the fixed output frequency. On the LLC, LLC2, and LLCREF pins.
X
X
X
X
Table XXXV. Manual Clock Control 3 Register (Subaddress 2A)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
CLKVAL[7:0]
*
X
X
X
X
*
If enabled via CLKMANE, CLKVAL[17:0] determines the fixed output frequency. On the LLC, LLC2, and LLCREF pins.
X
X
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7183 | Advanced Video Decoder with 10-Bit ADC and Component Input Support |
| ADV7185 | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7190KST | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
| ADV7191 | Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7184 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder with Fast Switch Overlay Support |
| ADV7184BSTZ | 功能描述:IC DECODER VID SDTV MULTI 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7185 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7185KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output |
| ADV7186 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Video Decoder and Display Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。