參數(shù)資料
型號: ADV7180WBCPZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 114/116頁
文件大小: 0K
描述: IC VIDEO DECODER SDTV 40LFCSP
標準包裝: 2,500
類型: 視頻解碼器
應用: 數(shù)碼相機,手機,便攜式視頻
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應商設備封裝: 40-LFCSP-VQ(6x6)
包裝: 帶卷 (TR)
Data Sheet
ADV7180
Rev. I | Page 97 of 116
Main Map
Bit Description
Bits
(Shading Indicates Default State)
Comments
Notes
Subaddress
Register
7
6
5
4
3
2
1
0
0xE4
SD Saturation Cr
SD_SAT_Cr[7:0]; adjusts
the saturation by affecting
gain on the Cr channel
0
Gain on Cr channel = 42 dB
1
0
Gain on Cb channel = 0 dB
1
Gain on Cb channel = +6 dB
0xE5
NTSC V bit
begin
NVBEG[4:0]; number of
lines after lCOUNT rollover
to set V high
0
1
0
1
NTSC default (ITU-R BT.656)
NVBEGSIGN
0
Set to low when manual programming
1
Not suitable for user programming
NVBEGDELE; delay V bit
going high by one line
relative to NVBEG (even
field)
0
No delay
1
Additional delay by one line
NVBEGDELO; delay V bit
going high by one line
relative to NVBEG (odd
field)
0
No delay
1
Additional delay by one line
0xE6
NTSC V bit end
NVEND[4:0]; number of
lines after lCOUNT rollover
to set V low
0
1
0
NTSC default (ITU-R BT.656)
NVENDSIGN
0
Set to low when manual programming
1
Not suitable for user programming
NVENDDELE; delay V bit
going low by one line
relative to NVEND (even
field)
0
No delay
1
Additional delay by one line
NVENDDELO; delay V bit
going low by one line
relative to NVEND (odd
field)
0
No delay
1
Additional delay by one line
0xE7
NTSC F bit
toggle
NFTOG[4:0]; number of
lines after lCOUNT rollover to
toggle F signal
0
1
NTSC default
NFTOGSIGN
0
Set to low when manual programming
1
Not suitable for user programming
NFTOGDELE; delay
F transition by one line
relative to NFTOG (even
field)
0
No delay
1
Additional delay by one line
NFTOGDELO; delay
F transition by one line
relative to NFTOG
(odd field)
0
No delay
1
Additional delay by one line
0xE8
PAL V bit begin
PVBEG[4:0]; number of
lines after lCOUNT rollover
to set V high
0
1
0
1
PAL default (ITU-R BT.656)
PVBEGSIGN
0
Set to low when manual programming
1
Not suitable for user programming
PVBEGDELE; delay V bit
going high by one line
relative to PVBEG (even
field)
0
No delay
1
Additional delay by one line
PVBEGDELO; delay V bit
going high by one line
relative to PVBEG (odd
field)
0
No delay
1
Additional delay by one line
相關PDF資料
PDF描述
VI-2WF-IW-F1 CONVERTER MOD DC/DC 72V 100W
VE-B7R-MX-F4 CONVERTER MOD DC/DC 7.5V 75W
ADV7180KST48Z IC VID DECOD SDTV 10BIT 48LQFP
VI-2WD-IW-F4 CONVERTER MOD DC/DC 85V 100W
VE-B7R-MX-F2 CONVERTER MOD DC/DC 7.5V 75W
相關代理商/技術參數(shù)
參數(shù)描述
ADV7180WBST48Z 制造商:Analog Devices 功能描述:
ADV7180WBST48Z-RL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ-REEL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7181 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder