參數(shù)資料
型號: ADV7180WBCPZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 108/116頁
文件大小: 0K
描述: IC VIDEO DECODER SDTV 40LFCSP
標(biāo)準(zhǔn)包裝: 2,500
類型: 視頻解碼器
應(yīng)用: 數(shù)碼相機,手機,便攜式視頻
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 帶卷 (TR)
Data Sheet
ADV7180
Rev. I | Page 91 of 116
Main Map
Bit Description
Bits
(Shading Indicates Default State)
Comments
Notes
Subaddress
Register
7
6
5
4
3
2
1
0
0x2E
Chroma Gain
Control 2,
Chroma Gain2
(CG)
CMG[7:0]/CG[7:0]; chroma
manual gain lower eight
bits; see CMG[11:8]/
CG[11:8] for description
0
CMG[11:0] = see the CMG section
Min value = 0d,
Max value = 4095d
0x2F
Luma Gain
Control 1, Luma
Gain1 (LG)
LMG[11:8]/LG[11:8]; in
manual mode, luma gain
control can be used to
program a desired manual
luma gain; in auto mode,
it can be used to read back
the actual gain value used
x
LAGC[1:0] settings decide in which
mode LMG[11:0] operates
Reserved
1
Set to 1
LAGT[1:0]; luma auto
matic gain timing allows
adjustment of the luma
AGC tracking speed
0
Slow (TC = 2 sec)
Only has an effect
if LAGC[1:0] is set
to autogain (001,
010, 011, or 100)
0
1
Medium (TC = 1 sec)
1
0
Fast (TC = 0.2 sec)
1
Adaptive
0x30
Luma Gain
Control 2, Luma
Gain2 (LG)
LMG[7:0]/LG[7:0]; luma
manual gain lower eight
bits; see LMG[11:8]/
LG[11:8] for description
x
LMG[11:0] - see the LMG section
LMG[11:0] =- see the LMG section
Min value = 1024d,
Max value = 4095d
0x31
VS/FIELD
Control 1
Reserved
0
1
0
Set to default
HVSTIM; selects where
within a line of video the
VS signal is asserted
0
Start of line relative to HSE
HSE = HSYNC end
1
Start of line relative to HSB
HSB = HSYNC begin
NEWAVMODE; sets the
EAV/SAV mode
0
EAV/SAV codes generated to suit
Analog Devices encoders
1
Manual VS/FIELD position controlled by
Register 0x32, Register 0x33, and
Register 0xE5 to Register 0xEA
Reserved
0
Set to default
0x32
VS/FIELD
Control 2
Reserved
0
1
Set to default
NEWAVMODE bit
must be set high
VSBHE
0
VS goes high in the middle of the
line (even field)
1
VS changes state at the start of the
line (even field)
VSBHO
0
VS goes high in the middle of the
line (odd field)
1
VS changes state at the start of the
line (odd field)
0x33
VS/FIELD
Control 3
Reserved
0
1
0
Set to default
VSEHE
0
VS goes low in the middle of the
line (even field)
NEWAVMODE bit
must be set high
1
VS changes state at the start of the
line (even field)
VSEHO
0
VS goes low in the middle of the line
(odd field)
1
VS changes state at the start of the
line odd field
0x34
HS Position
Control 1
HSE[10:8]; HS end allows
positioning of the HS
output within the
video line
0
HS output ends HSE[10:0] pixels after
the falling edge of HSYNC
Using HSB and
HSE the user can
program the
position and length
of the output
HSYNC
Reserved
0
Set to 0
HSB[10:8]; HS begin
allows positioning of
the HS output within
the video line
0
HS output starts HSB[10:0] pixels
after the falling edge of HSYNC
Reserved
0
Set to 0
0x35
HS Position
Control 2
HSB[7:0]; see Address 0x34,
using HSB[10:0] and
HSE[10:0], users can
program the position
and length of the HS
output signal
0
1
0
0x36
HS Position
Control 3
HSE[7:0]; see Address
0x35 description
0
相關(guān)PDF資料
PDF描述
VI-2WF-IW-F1 CONVERTER MOD DC/DC 72V 100W
VE-B7R-MX-F4 CONVERTER MOD DC/DC 7.5V 75W
ADV7180KST48Z IC VID DECOD SDTV 10BIT 48LQFP
VI-2WD-IW-F4 CONVERTER MOD DC/DC 85V 100W
VE-B7R-MX-F2 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7180WBST48Z 制造商:Analog Devices 功能描述:
ADV7180WBST48Z-RL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBSTZ-REEL 功能描述:視頻 IC 10-bit 4x Oversampling SDTV Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7181 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder