- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7179KCPZ-REEL (Analog Devices Inc)IC ENCODER VID NTSC/PAL 40LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADV7179KCPZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER VID NTSC/PAL 40LFCSP |
| 標準包裝： | 1 |
| 類型： | 視頻編碼器 |
| 應用： | 數(shù)碼相機，手機，便攜式視頻 |
| 電壓 - 電源，模擬： | 2.8 V，3.3 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 40-LFCSP-VQ（6x6） |
| 包裝： | 標準包裝 |
| 產(chǎn)品目錄頁面： | 786 (CN2011-ZH PDF) |
| 其它名稱： | ADV7179KCPZ-REELDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADV7174/ADV7179
Rev. B | Page 33 of 52
TIMING MODE REGISTER 0 (TR0)
Bits:
TR07–TR00
Address:
SR4–SR0 = 07H
Figure 43 shows the various operations under the control of Timing Register 0. This register can be read from as well as written to.
TR01
TR00
TR07
TR02
TR03
TR05
TR06
TR04
TIMING
REGISTER RESET
TR07
BLANK INPUT
CONTROL
0
ENABLE
1
DISABLE
TR03
PIXEL PORT
CONTROL
0
8 BIT
1
FORBIDDEN
TR06
MASTER/SLAVE
CONTROL
0
SLAVE TIMING
1
MASTER TIMING
TR00
LUMA DELAY
0
0ns DELAY
0
74ns DELAY
1
148ns DELAY
1
0
1
0
1
222ns DELAY
TR05 TR04
TIMING MODE
SELECTION
0
MODE 0
0
MODE 1
1
MODE 2
1
0
1
0
1
MODE 3
TR02 TR01
02980-A
-042
Figure 43. Timing Register 0
Table 15. TR0 Bit Description
Bit Name
Bit No.
Description
Master/Slave Control
TR00
This bit controls whether the ADV7174/ADV7179 is in master or slave mode.
Timing Mode Selection
TR02–TR01
These bits control the timing mode of the ADV7174/ADV7179. These modes are
described in more detail in the 3.3 V Timing Specifications table.
BLANK Input Control
TR03
This bit controls whether the BLANK input is used when the part is in slave mode.
Luma Delay
TR05–TR04
These bits control the addition of a luminance delay. Each bit represents a delay of
74 ns.
Pixel Port Control
TR06
This bit is used to set the pixel port to accept 8-bit or YCrCb data on Pins P7–P0.
0 must be written here.
Timing Register Reset
TR07
Toggling the TR07 from low to high and to low again resets the internal timing
counters. This bit should be toggled after power-up, reset, or changing to a new
timing mode.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7181CBSTZ | IC VIDEO DECODER SDTV RGB 64LQFP |
| ADV7181DWBCPZ-RL | IC VIDEO DECODER SD/HD 64LFCSP |
| ADV7183BBSTZ | IC VIDEO DECODER NTSC 80-LQFP |
| ADV7184BSTZ | IC DECODER VID SDTV MULTI 80LQFP |
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7179KCPZ-REEL2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7179WBCPZ | 制造商:Analog Devices 功能描述: |
| ADV7179WBCPZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7179WBCPZ-REEL | 制造商:Analog Devices 功能描述: |
| ADV7180 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4 x Oversampling SDTV Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。