參數(shù)資料
型號(hào)： ADV7179KCPZ-REEL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 2/52頁(yè)
文件大?。?/td> 0K
描述： IC ENCODER VID NTSC/PAL 40LFCSP
標(biāo)準(zhǔn)包裝： 1
類型： 視頻編碼器
應(yīng)用： 數(shù)碼相機(jī)，手機(jī)，便攜式視頻
電壓 - 電源，模擬： 2.8 V，3.3 V
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 40-LFCSP-VQ（6x6）
包裝： 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面： 786 (CN2011-ZH PDF)
其它名稱： ADV7179KCPZ-REELDKR
ADV7174/ADV7179
Rev. B | Page 10 of 52
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
37
36
35
38
39
40
33
32
31
34
11
12
13
14
15
16
17
18
19
20
3
4
5
6
7
1
2
10
8
9
26
27
28
29
24
25
22
23
21
30 VREF
DAC A
DAC B
VAA
GND
VAA
DAC C
BLANK
GND
H
SYN
C
FIELD
/VSYN
C
ALS
B
CLOCK
VAA
P5
P6
P7
GND
VAA
COMP
SDATA
SCLOCK
GND
V
AA
GND
R
ESET
GND
P4
P3
P2
P1
P0
TTX
TTXREQ
R
SET
SC
R
ESET/
RTC
PIN 1
INDICATOR
ADV7174/ADV7179
LFCSP
TOP VIEW
(Not to Scale)
02980-A
-005
Figure 5. Pin Configurations
Table 6. Pin Function Descriptions
Mnemonic
Input/
Output
Function
P7–P0
I
8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7–P0). P0 is the LSB.
CLOCK
I
TTL Clock Input. Requires a stable 27 MHz reference clock for standard operation. Alternatively, a 24.5454 MHz
(NTSC) or 29.5 MHz (PAL) can be used for square pixel operation.
HSYNC
I/O
HSYNC (Modes 1 and 2) Control Signal. This pin may be configured to output (master mode) or accept (slave
mode) sync signals.
FIELD/VSYNC
I/O
Dual Function FIELD (Mode 1) and VSYNC (Mode 2) Control Signal. This pin may be configured to output
(master mode) or accept (slave mode) these control signals.
BLANK
I/O
Video Blanking Control Signal. The pixel inputs are ignored when this is Logic 0. This signal is optional.
SCRESET/RTC
I
This pin can be configured as an input by setting MR22 and MR21 of Mode Register 2. It can be configured as a
subcarrier reset pin, in which case a low-to-high transition on this pin resets the subcarrier to Field 0.
Alternatively, it can be configured as a real-time control (RTC) input.
VREF
I/O
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
RSET
I
A 150 Ω resistor connected from this pin to GND is used to control full-scale amplitudes of the video signals.
COMP
O
Compensation Pin. Connect a 0.1 μF capacitor from COMP to VAA. For optimum dynamic performance in low
power mode, the value of the COMP capacitor can be lowered to as low as 2.2 nF.
DAC A
O
DAC Output (see Table 13)
DAC B
O
DAC Output (see Table 13).
DAC C
O
DAC Output (see Table 13).
SCLOCK
I
MPU Port Serial Interface Clock Input.
SDATA
I/O
MPU Port Serial Data Input/Output.
ALSB
I
TTL Address Input. This signal sets up the LSB of the MPU address.
RESET
I
This input resets the on-chip timing generator and sets the ADV7174/ADV7179 into default mode. This is NTSC
operation, Timing Slave Mode 0, 8-bit operation, 2× composite out signals. DACs A, B, and C are enabled.
TTX
I
Teletext Data.
TTXREQ
O
Teletext Data Request Signal/Defaults to GND when Teletext Not Selected.
VAA
P
Power Supply (2.8 V or 3.3 V).
GND
G
Ground Pin.
相關(guān)PDF資料
PDF描述
ADV7181CBSTZ IC VIDEO DECODER SDTV RGB 64LQFP
ADV7181DWBCPZ-RL IC VIDEO DECODER SD/HD 64LFCSP
ADV7183BBSTZ IC VIDEO DECODER NTSC 80-LQFP
ADV7184BSTZ IC DECODER VID SDTV MULTI 80LQFP
ADV7188BSTZ IC DECODER VID MULTIFORM 80LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7179KCPZ-REEL2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179WBCPZ 制造商:Analog Devices 功能描述:
ADV7179WBCPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179WBCPZ-REEL 制造商:Analog Devices 功能描述:
ADV7180 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4 x Oversampling SDTV Video Decoder
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*