參數(shù)資料
型號(hào)： ADV601
廠商： Analog Devices, Inc.
元件分類(lèi)： 視頻Codec
英文描述： Low Cost Multiformat Video Codec
中文描述： 低成本多格式視頻解碼器
文件頁(yè)數(shù)： 20/52頁(yè)
文件大?。?/td> 606K
代理商： ADV601
ADV601
–20–
REV. 0
Host Interface Pins
(
Continued
)
Name
Pins
I/O
Description
FIFO_STP
1
O
FIFO Stop. This condition indicates that the host is far ahead of the ADV601’s
compressed data supply or demand requirements. The state of this pin also appears
in the Interrupt Mask/Status register. Use the interrupt mask to assert a Host inter-
rupt (
HIRQ
pin) based on the state of the FIFO_STP pin. This pin operates as
follows:
LO No FIFO Stop condition (FIFOSTP bit LO)
HI FIFO empty (encode) or full (decode) (FIFOSTP bit HI)
Statistics Ready. This pin indicates the Wavelet Statistics (contents of Sum of
Squares, Sum of Value, MIN Value, MAX Value registers) have been updated and
are ready for the Bin Width calculator to read them from the host or DSP interface.
The frequency of this interrupt will be equal to the field rate. The state of this pin
also appears in the Interrupt Mask/Status register. Use the interrupt mask to assert
a Host interrupt (
HIRQ
pin) based on the state of the STATS_R pin. This pin
operates as follows:
LO No Statistics Ready condition (STATSR bit LO)
HI Statistics Ready for BW calculator (STATSR bit HI)
Last Compressed Data (for field). This bit indicates the last compressed data word
for field will be retrieved from the FIFO on the next read from the host bus. The
frequency of this interrupt is similar to the field rate, but varies depending on
compression and host response. The state of this pin also appears in the Interrupt
Mask/Status register. Use the interrupt mask to assert a Host interrupt (
HIRQ
pin)
based on the state of the LCODE pin. This pin operates as follows:
LO No Last Code condition (LCODE bit LO)
HI Last data word for field has been read from FIFO (LCODE bit HI)
Host Interrupt Request. This pin indicates an interrupt request to the Host. The
Interrupt Mask/Status register can select conditions for this interrupt based on any
or all of the following: FIFOSTP, FIFOSRQ, FIFOERR, LCODE, STATR or
CCIR656 unrecoverable error. Note that the polarity of the
HIRQ
pin can be
modified using the Mode Control register.
ADV601 Chip Reset. Asserting this pin returns all registers to reset state. Note that
the ADV601 must be reset at least once after power-up with this active low signal
input. For more information on reset, see the SWR bit description.
STATS_R
1
O
LCODE
1
O
HIRQ
1
O
RESET
1
I
Power Supply Pins
Name
Pins
I/O
Description
GND
VDD
28
21
I
I
Ground
+5 V DC Digital Power
相關(guān)PDF資料
PDF描述
ADV601JS Low Cost Multiformat Video Codec
ADV601LC Ultralow Cost Video Codec
ADV601LCJST Ultralow Cost Video Codec
ADV7120KP30 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120 CMOS 80 MHz, Triple 8-Bit Video DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV601E-VIDEOPIPE 制造商:Analog Devices 功能描述:VIDEOPIPE
ADV601JS 制造商:Analog Devices 功能描述:Multiformat Video Codec 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADV601JS12 制造商:Analog Devices 功能描述:Multiformat Video Codec 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DIGITAL VIDEO CODEC REV 1.2 - Bulk
ADV601LC 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Cost Video Codec
ADV601LCERAG1266B-0.5 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*