- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374039 > ADUC824 (Analog Devices, Inc.) MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC824 |
| 廠商： | Analog Devices, Inc. |
| 元件分類(lèi)： | 串行ADC |
| 英文描述： | MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU |
| 中文描述： | MicroConverter的，雙通道ADC的16-/24-Bit與嵌入式閃存MCU |
| 文件頁(yè)數(shù)： | 61/68頁(yè) |
| 文件大?。?/td> | 1060K |
| 代理商： | ADUC824 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
REV. B
ADuC824
–61–
IEIP2
SFR Address
Power-On Default Value
Bit Addressable
Secondary Interrupt Enable and Priority Register
A9H
A0H
No
—
I
T
P
M
S
P
P
I
S
P
—
I
T
E
M
S
P
E
I
S
E
Table XXXII. IEIP2 SFR Bit Designations
Bit
Name
Description
7
6
5
4
3
2
1
0
—
PTI
PPSM
PSI
—
ETI
EPSM
ESI
Reserved for Future Use
Written by User to Select TIC Interrupt Priority (‘1’ = High; ‘0’ = Low).
Written by User to Select Power Supply Monitor Interrupt Priority (‘1’ = High; ‘0’ = Low).
Written by User to Select SPI/I
2
C Serial Port Interrupt Priority (‘1’ = High; ‘0’ = Low).
Reserved, This Bit Must Be ‘0.’
Written by User to Enable ‘1’ or Disable ‘0’ TIC Interrupt.
Written by User to Enable ‘1’ or Disable ‘0’ Power Supply Monitor Interrupt.
Written by User to Enable ‘1’ or Disable ‘0’ SPI/I
2
C Serial Port Interrupt.
Interrupt Priority
The Interrupt Enable registers are written by the user to enable
individual interrupt sources, while the Interrupt Priority registers
allow the user to select one of two priority levels for each interrupt. An
interrupt of a high priority may interrupt the service routine of a low
priority interrupt, and if two interrupts of different priority occur
at the same time, the higher level interrupt will be serviced first. An
interrupt cannot be interrupted by another interrupt of the same
priority level. If two interrupts of the same priority level occur simulta-
neously, a polling sequence is observed as shown in Table XXXIII.
Table XXXIII. Priority within an Interrupt Level
Source
Priority
Description
PSMI
WDS
IE0
RDY0/RDY1
TF0
IE1
TF1
I2CI + ISPI
RI + TI
TF2 + EXF2
TII
1 (Highest)
2
3
4
5
6
7
8
9
10
11 (Lowest)
Power Supply Monitor Interrupt
Watchdog Interrupt
External Interrupt 0
ADC Interrupt
Timer/Counter 0 Interrupt
External Interrupt 1
Timer/Counter 1 Interrupt
I
2
C/SPI Interrupt
Serial Interrupt
Timer/Counter 2 Interrupt
Time Interval Counter Interrupt
Interrupt Vectors
When an interrupt occurs the program counter is pushed onto the
stack and the corresponding interrupt vector address is loaded into
the program counter. The interrupt vector addresses are shown
in Table XXXIV.
Table XXXIV. Interrupt Vector Addresses
Source
Vector Address
IE0
TF0
IE1
TF1
RI + TI
TF2 + EXF2
RDY0/RDY1 (ADC)
II
2
C + ISPI
PSMI
TII
WDS (WDIR = 1)
*
0003 Hex
000B Hex
0013 Hex
001B Hex
0023 Hex
002B Hex
0033 Hex
003B Hex
0043 Hex
0053 Hex
005B Hex
*
The watchdog can be configured to generate an interrupt instead of a reset when it
times out. This is used for logging errors or to examine the internal status of the
microcontroller core to understand, from a software debug point of view, why a
watchdog timeout occurred. The watchdog interrupt is slightly different from the
normal interrupts in that its priority level is always set to 1 and it is not possible
to disable the interrupt via the global disable bit (EA) in the IE SFR. This is
done to ensure that the interrupt will always be responded to if a watchdog
timeout occurs. The watchdog will only produce an interrupt if the watchdog
timeout is greater than zero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC824BS | MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU |
| ADUC831 | LJT 6C 6#22D PIN RECP |
| ADUC831BCP | Circular Connector; No. of Contacts:6; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-35 |
| ADUC831BS | MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU |
| ADUC836 | MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC824BCP | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 12.58MHZ 3.3/5V 56LFCSP - Bulk |
| ADUC824BCP-REEL | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP T/R |
| ADUC824BCPZ | 功能描述:IC MCU 8K FLASH ADC/DAC 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND |
| ADUC824BS | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 12.58MHZ 3.3/5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:8BIT MCU +24BIT ADC LQFP52 824 |
| ADUC824BS-DEN | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。