- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11210 > ADUC7061BCPZ32-RL (Analog Devices Inc)IC MCU 16/32BIT 32KB 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADUC7061BCPZ32-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 39/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 16/32BIT 32KB 32LFCSP |
| 產(chǎn)品變化通告： | ADuC7060/1 Idd Specification Change 01/Feb/2010 |
| 設計資源： | USB Based Temperature Monitor Using ADuC7061 and an External RTD (CN0075) 4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145) |
| 標準包裝： | 5,000 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 10MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設備： | POR，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 8 |
| 程序存儲器容量： | 32KB（16K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.375 V ~ 2.625 V |
| 數(shù)據(jù)轉換器： | A/D 5x24b，8x24b，D/A 1x14b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
ADuC7060/ADuC7061
Data Sheet
Rev. D | Page 36 of 108
POWKEY2 Register
Name:
POWKEY2
Address:
0xFFFF040C
Default value:
0xXXXX
Access:
Write
Function:
When writing to POWCON0,
the value of 0xF4 must be
written to this register in the
instruction immediately
before writing to POWCON0.
POWKEY3 Register
Name:
POWKEY3
Address:
0xFFFF0434
Default value: 0xXXXX
Access:
Write
Function:
When writing to POWCON1, the value of
0x76 must be written to this register in the
instruction immediately before writing to
POWCON1.
POWCON1 Register
Name:
POWCON1
Address:
0xFFFF0438
Default value:
0x124
Access:
Read and write
Function:
This register controls the clock signal to the
PWM, UART and I2C/SPI blocks.
By disabling the clock to these blocks, power
consumption is reduced.
POWKEY4 Register
Name:
POWKEY4
Address:
0xFFFF043C
Default value: 0xXXXX
Access:
Write
Function:
When writing to POWCON1, the value of
0xB1 must be written to this register in the
instruction immediately after writing to
POWCON1.
Table 32. POWCON1 MMR Bit Designations
Bit
Name
Description
15:9
Reserved
This bit must always be set to 0.
8
PWMOFF
PWM power-down bit.
Set by user to 1 to enable the PWM block. This bit is set by default.
Cleared by user to 0 to power down the PWM block.
7:6
Reserved
Reserved bits. Always clear these bits to 0.
5
UARTOFF
UART power-down bit.
Set by user to 1 to enable the UART block. This bit is set by default.
Cleared by user to 0 to power down the UART block.
4:3
Reserved
Reserved bits. Always clear these bits to 0.
2
I2CSPIOFF
I2C/SPI power-down bit.
Set by user to 1 to enable the I2C/SPI blocks. This bit is set by default.
Cleared by user to 0 to power down the I2C/SPI blocks.
1:0
Reserved
Reserved Bits. Always clear these bits to 0.
Table 33. ADuC706x Power Saving Modes
POWCON0[6:3]
Mode
Core
Peripherals
PLL
XTAL/T1/T2
IRQ0 to IRQ3
Start-Up/Power-On Time
1111
Active
Yes
130 ms at CD = 0
1110
Pause
Yes
4.8 μs at CD = 0; 660 μs at CD = 7
1100
Nap
Yes
4.8 μs at CD = 0; 660 μs at CD = 7
1000
Sleep
Yes
66 μs at CD = 0; 900 μs at CD = 7
0000
Stop
Yes
66 μs at CD = 0; 900 μs at CD = 7
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B2L-IW-F4 | CONVERTER MOD DC/DC 28V 100W |
| ATMEGA8535L-8JU | MCU AVR 8K ISP FLASH MEM 44-PLCC |
| VI-B2L-IW-F3 | CONVERTER MOD DC/DC 28V 100W |
| ATMEGA8535L-8PU | IC AVR MCU 8K 8MHZ 3V 40DIP |
| VI-B2L-IW-F2 | CONVERTER MOD DC/DC 28V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC70SMARTLINKRL7 | 制造商:Analog Devices 功能描述: |
| ADUC70TEL | 制造商:Analog Devices 功能描述:FLASH ARM +5-CH 12BIT ADC - Trays |
| ADUC70TEL-RL7 | 制造商:Analog Devices 功能描述: |
| ADUC7120BBCZ | 制造商:Analog Devices 功能描述:- Rail/Tube |
| ADUC7120BBCZ-RL | 制造商:Analog Devices 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。