參數(shù)資料
型號: ADSP-BF526KBCZ-4C2
廠商: Analog Devices Inc
文件頁數(shù): 3/36頁
文件大?。?/td> 0K
描述: IC DSP CTRLR 400MHZ 289CSPBGA
標(biāo)準(zhǔn)包裝: 1
系列: Blackfin®
類型: 定點
接口: DMA,以太網(wǎng),I²C,PPI,SPI,SPORT,UART,USB
時鐘速率: 400MHz
非易失內(nèi)存: ROM(32 kB)
芯片上RAM: 132kB
電壓 - 輸入/輸出: 1.8V,2.5V,3.3V
電壓 - 核心: 1.30V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 289-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 289-CSPBGA(12x12)
包裝: 托盤
ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C
Rev. A
|
Page 11 of 36
|
March 2010
SOFTWARE CONTROL INTERFACE
The software control interface provides access to the
programmer-selectable control registers and can operate with a
2-wire (TWI) or 3-wire (SPI) interface, depending on the setting
of the CMODE pin. If the CMODE pin is set to 0, the 2-wire
interface is selected; if 1, the 3-wire interface is selected.
Within each control register is a control data-word consisting of
16 bits, MSB first. Bit B15 to Bit B9 are the register map address,
and Bit B8 to Bit B0 are register data for the associated register
map.
When 2-wire (TWI) mode is selected, CSDA generates the serial
control data-word; CSCL clocks the serial data; and CSB deter-
mines the TWI device address. If the CSB pin is set to 0, the
address selected is 0011010; if 1, the address is 0011011.
When 3-wire (SPI) mode is selected, CSDA generates the con-
trol data-word, CSCL clocks the control data-word into the
codec, and CSB latches in the control data-word.
Figure 11. Codec SPI Serial Interface
Figure 12. Codec TWI Serial Interface
B15
B14
CSB
CSCL
CSDA
B0
B01
B02
B03
B04
B05
B06
B07
B08
B09
B10
B11
B12
B13
REGISTER MAP
ADDRESS
REGISTER
DATA
P
9
8
1 – 7
9
8
1 – 7
9
8
1 – 7
S
CSDA
CSCL
START
ADDR
R/W
ACK
SUBADDRESS
ACK
STOP
DATA
Figure 13. Codec TWI Write and Read Sequences
WRITE
SEQUENCE
READ
SEQUENCE
SA1
A7
A0
A(S)
S
B15
B9
0
01
0P
0
...
A1
A7
A0
A(S)
...
B0
B8
B7
A(M)
...
B0
B7
P
...
DEVICE
ADDRESS
DEVICE
ADDRESS
REGISTER
ADDRESS
SA1
A7
A0
A(S)
B15
B9
B8
0
...
DEVICE
ADDRESS
REGISTER
ADDRESS
REGISTER
DATA
(SLAVE DRIVE)
REGISTER
DATA
S/P = START/STOP BIT.
A0 = I2C R/W BIT.
A(S) = ACKNOWLEDGE BY SLAVE.
A(M) = ACKNOWLEDGE BY MASTER.
A(M) = ACKNOWLEDGE BY MASTER (INVERSION).
相關(guān)PDF資料
PDF描述
ADSP-BF535PKB-350 IC DSP CONTROLLER 16BIT 260 BGA
ADSP-BF538BBCZ-4A IC DSP CTLR 16BIT 316CSPBGA
ADSP-BF547YBCZ-4A IC DSP BLACKFIN 400MHZ 400CSPBGA
ADSP-BF592BCPZ IC DSP CTRLR 64LFCSP
ADSP-TS101SAB1-100 IC DSP CTRLR 128BIT BUS 625BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF526KBCZ4C2X 制造商:Analog Devices 功能描述:DSP 32-BIT 400MHZ - Trays
ADSP-BF526KBCZ-4X 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN PROCESSOR WITH ADVANCED PERIPHERALS AND L - Trays
ADSP-BF526KBCZENGA 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN PROCESSOR WITH ADVANCED PERIPHERALS AND L - Trays
ADSP-BF526KBCZENGC2 制造商:Analog Devices 功能描述:
ADSP-BF526XKBCZ-4X 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN PROCESSOR WITH ADVANCED PERIPHERALS - Trays