- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1900 > ADSP-21992YBC (Analog Devices Inc)IC DSP CTLR 16BIT 196CSPBGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-21992YBC |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 47/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CTLR 16BIT 196CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點(diǎn) |
| 接口： | SPI，SSP |
| 時(shí)鐘速率： | 150MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 2.50V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-BGA |
| 供應(yīng)商設(shè)備封裝： | 196-MBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADSP-21992
Rev. A
|
Page 51 of 60
|
August 2007
TEST CONDITIONS
The DSP is tested for output enable, disable, and hold time.
OUTPUT DISABLE TIME
Output pins are considered to be disabled when they stop driv-
ing, go into a high impedance state, and start to decay from their
output high or low voltage. The time for the voltage on the bus
to decay by ΔV is dependent on the capacitive load, CL, and the
load current, IL. This decay time can be approximated by the
following equation.
The output disable time tDIS is the difference between
SURED is the interval from when the reference signal switches to
when the output voltage decays ΔV from the measured output
high or output low voltage. The tDECAY is calculated with test
loads CL and IL, and with ΔV equal to 0.5 V.
OUTPUT ENABLE TIME
Output pins are considered to be enabled when they have made
a transition from a high impedance state to when they start driv-
ing. The output enable time tENA is the interval from when a
reference signal reaches a high or low voltage level to when the
output has reached a specified high or low trip point, as shown
in the Output Enable/Disable diagram (Figure 19). If multiple
pins (such as the data bus) are enabled, the measurement value
is that of the first pin to start driving.
EXAMPLE SYSTEM HOLD TIME CALCULATION
To determine the data output hold time in a particular system,
on Page 51. Choose ΔV to be the difference between the output
voltage of the ADSP-21992 and the input threshold for the
device requiring the hold time. A typical ΔV will be 0.4 V. CL is
the total bus capacitance (per data line), and IL is the total leak-
age or three-state current (per data line). The hold time will be
tDECAY plus the minimum disable time (i.e., tDATRWH for the
write cycle).
Figure 19. Output Enable/Disable
Figure 20. Equivalent Device Loading for AC Measurements (Includes All
Fixtures)
tDECAY
CL V
Δ
IL
--------------
=
REFERENCE
SIGNAL
tDIS
OUTPUT STARTS
DRIVING
VOH (MEASURED) – V2.0V
VOL (MEASURED) + V1.0V
tMEASURED
VOH (MEASURED)
VOL (MEASURED)
HIGH IMPEDANCE STATE.
TEST CONDITIONS CAUSE THIS VOLTAGE
TO BE APPROXIMATELY 1.5V
OUTPUT STOPS
DRIVING
tDECAY
tENA
1.5V
50pF
TO
OUTPUT
PIN
IOL
IOH
Figure 21. Voltage Reference Levels for AC Measurements (Except Output
Enable/Disable)
INPUT
OR
OUTPUT
1.5V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-3PARCBF548M01 | MODULE BOARD BF548 |
| ADSP-BF506KSWZ-4F | IC DSP 12BIT 400MHZ 120LQFP |
| ADSP-BF518BSWZ-4F4 | IC DSP 16/32B 400MHZ LP 176LQFP |
| ADSP-BF526KBCZ-4C2 | IC DSP CTRLR 400MHZ 289CSPBGA |
| ADSP-BF535PKB-350 | IC DSP CONTROLLER 16BIT 260 BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21992YST | 制造商:Analog Devices 功能描述: |
| ADSP-21BT101JST | 制造商:Analog Devices 功能描述: |
| ADSP21CSP01BS200 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP21CSP01KS200 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-21MOD810-000 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。