Timing Requirements: tBH
參數(shù)資料
型號: ADSP-2181KSZ-160
廠商: Analog Devices Inc
文件頁數(shù): 8/32頁
文件大小: 0K
描述: IC DSP CONTROLLER 16BIT 128-PQFP
標準包裝: 1
系列: ADSP-21xx
類型: 定點
接口: 同步串行端口(SSP)
時鐘速率: 40MHz
非易失內(nèi)存: 外部
芯片上RAM: 80kB
電壓 - 輸入/輸出: 5.00V
電壓 - 核心: 5.00V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 128-BFQFP
供應商設備封裝: 128-MQFP(14x20)
包裝: 托盤
REV. D
ADSP-2181
–16–
Parameter
Min
Max
Unit
Bus Request/Grant
Timing Requirements:
tBH
BR Hold after CLKOUT High1
0.25tCK + 2
ns
tBS
BR Setup before CLKOUT Low1
0.25tCK + 17
ns
Switching Characteristics:
tSD
CLKOUT High to
xMS,
0.25tCK + 10
ns
RD, WR Disable
tSDB
xMS, RD, WR
Disable to
BG Low
0
ns
tSE
BG High to xMS,
RD, WR Enable
0
ns
tSEC
xMS, RD, WR
Enable to CLKOUT High
0.25tCK – 4
ns
tSDBH
xMS, RD, WR
Disable to
BGH Low2
0ns
tSEH
BGH High to xMS,
RD, WR Enable2
0ns
NOTES
xMS = PMS, DMS, CMS, IOMS, BMS.
1
BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on
the following cycle. Refer to the ADSP-2100 Family User’s Manual, Third Edition for
BR/BG cycle relationships.
2
BGH is asserted when the bus is granted and the processor requires control of the bus to continue.
CLKOUT
tSD
tSDB
tSE
tSEC
tSDBH
tSEH
tBS
BR
tBH
CLKOUT
PMS, DMS
BMS, RD
WR
BG
BGH
Figure 10. Bus Request–Bus Grant
相關(guān)PDF資料
PDF描述
ADSP-2183KCA-210 IC DSP CONTROLLER 16BIT 144MBGA
ADSP-2184BSTZ-160 IC DSP CONTROLLER 16BIT 100LQFP
ADSP-2185BSTZ-133 IC DSP CONTROLLER 16BIT 100TQFP
ADSP-2185MKCAZ-300 IC DSP CONTROLLER 16BIT 144MBGA
ADSP-2186BSTZ-160 IC DSP CONTROLLER 16BIT 100LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2181KSZ-160 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER
ADSP2181WFA 制造商:Analog Devices 功能描述:
ADSP-2182BST-115 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP2183 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2183 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer