Memory Read—Bus Master See Table 10 and Figure 13. Use these specifications for asyn- chronous interfacing to memories " />
參數(shù)資料
型號(hào): ADSP-21160NCB-100
廠商: Analog Devices Inc
文件頁(yè)數(shù): 14/48頁(yè)
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 400BGA
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類(lèi)型: 浮點(diǎn)
接口: 主機(jī)接口,連接端口,串行端口
時(shí)鐘速率: 100MHz
非易失內(nèi)存: 外部
芯片上RAM: 512kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.90V
工作溫度: -40°C ~ 100°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 400-BBGA
供應(yīng)商設(shè)備封裝: 400-PBGA(27x27)
包裝: 托盤(pán)
–21–
REV. 0
ADSP-21160N
Memory Read—Bus Master
See Table 10 and Figure 13. Use these specifications for asyn-
chronous interfacing to memories (and memory-mapped
peripherals) without reference to CLKIN. These specifications
apply when the ADSP-21160N is the bus master accessing
external memory space in asynchronous access mode. Note that
timing for ACK, DATA,
RDx, WRx, and DMAGx strobe timing
parameters only applies to asynchronous access mode.
Table 10. Memory Read—Bus Master
Parameter
Min
Max
Unit
Timing Requirements
tDAD
Address,
CIF, Selects Delay to Data Valid1, 2
tCK – 0.25tCCLK –11+ W
ns
tDRLD
RDx Low to Data Valid1
tCK –0.5tCCLK +W
ns
tHDA
Data Hold from Address, Selects
3
0ns
tSDS
Data Setup to
RDx High1
8ns
tHDRH
Data Hold from
RDx High3
1ns
tDAAK
ACK Delay from Address, Selects
tCK –0.5tCCLK –12+W
ns
tDSAK
ACK Delay from
RDx Low4
tCK –0.75tCCLK –11+ W
ns
tSAKC
ACK Setup to CLKIN
4
0.5tCCLK+3
ns
tHAKC
ACK Hold After CLKIN
1
ns
Switching Characteristics
tDRHA
Address,
CIF, Selects Hold After RDx High 0.25t
CCLK –1 + H
ns
tDARL
Address,
CIF, Selects to RDx Low2
0.25tCCLK –3
ns
tRW
RDx Pulsewidth
tCK –0.5tCCLK –1+W
ns
tRWR
RDx High to WRx, RDx, DMAGx Low
0.5tCCLK –1+HI
ns
W = (number of wait states specified in WAIT register)
tCK.
HI = tCK (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = tCK (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).
1 Data Delay/Setup: User must meet tDAD, tDRLD, or tSDS.
2 The falling edge of
MSx, BMS is referenced.
3 Data Hold: User must meet tHDA or tHDRH in asynchronous access mode. See Example System Hold Time Calculation on Page 41 for the calculation of
hold times given capacitive and dc loads.
4 ACK Delay/Setup: User must meet tDAAK, tDSAK, or tSAKC for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).
Figure 13. Memory Read—Bus Master
WRx
ACK
DATA
RDx
tDARL
tRW
tDAD
tDAAK
tHDRH
tHDA
tRWR
tDRLD
tDRHA
tDSAK
tSDS
tSAKC
tHAKC
CLKIN
DMAGx
ADDRESS
MSx, CIF
BMS
相關(guān)PDF資料
PDF描述
ADSP-21161NCCA-100 IC DSP CONTROLLER 32BIT 225MBGA
ADSP-21261SKBCZ150 IC DSP 32BIT 150MHZ 136-CSPBGA
ADSP-21368KBPZ-3A IC DSP 32BIT 400MHZ 256BGA
ADSP-21371BSWZ-2B IC DSP 32BIT 266MHZ 208-LQFP
ADSP-21469BBCZ-3 IC DSP 32/40BIT 400MHZ 324BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160NCB-TBD 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類(lèi)型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類(lèi)型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述:
ADSP-21160NKB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21160NKB-95 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:DSP Microcomputer