參數(shù)資料
型號(hào)： ADP5589ACPZ-01-R7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 52/52頁(yè)
文件大?。?/td> 0K
描述： IC KEY DECODER 19I/O EXP 24LFCSP
標(biāo)準(zhǔn)包裝： 1,500
應(yīng)用： 小鍵盤(pán)輸入，輸入/輸出擴(kuò)展
接口： I²C
電源電壓： 1.65 V ~ 3.6 V
封裝/外殼： 24-WFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 24-LFCSP-WQ（3.5x3.5）
包裝： 帶卷 (TR)
安裝類型： 表面貼裝
Data Sheet
ADP5589
Rev. B | Page 9 of 52
DETAILED DESCRIPTION
EVENT FIFO
It is important to understand the function of the event FIFO.
The ADP5589 features an event FIFO that can record as many
as 16 events. By default, the FIFO primarily records key events,
such as key press and key release. However, it is possible to
configure the general-purpose input (GPI) and logic activity
to generate event information on the FIFO as well. An event
count, EC[4:0], is composed of five bits and works in tandem
with the FIFO so that the user knows how much of the FIFO
must be read back at any given time.
The FIFO is composed of 16 eight-bit sections that the user
accesses by reading the FIFO_x registers. The actual FIFO
is not in user accessible registers until a read occurs. The
FIFO can be thought of as a “first in, first out” buffer used
to fill Register 0x03 to Register 0x12.
The event FIFO is made up of 16 eight-bit registers. In each
register, Bits[6:0] hold the event identifier, and Bit 7 holds the
event state. With seven bits, 127 different events can be identified.
See Table 11 for event decoding.
EVENT1[7:0]
EVENT8_IDENTIFIER[6:0]
EVENT2[7:0]
EVENT3[7:0]
EVENT4[7:0]
EVENT13[7:0]
EVENT14[7:0]
EVENT15[7:0]
EVENT16[7:0]
EVENT5[7:0]
EVENT6[7:0]
EVENT7[7:0]
EVENT8[7:0]
EVENT9[7:0]
EVENT10[7:0]
EVENT11[7:0]
EVENT12[7:0]
7
EVENT8_STATE
FIFO
UPDATE
GPI EVENTS
EC[4:0]
OVRFLOW_INT
KEY EVENTS
LOGIC EVENTS
6
5
4
3
2
1
0
09714-
006
Figure 7. Breakdown of Eventx[7:0] Bits
When events are available on the FIFO, the user should first
read back the event count, EC[4:0], to determine how many
events must be read back. Events can be read from the top of
the FIFO only. When an event is read back, all remaining events
in the FIFO are shifted up one location, and the EC[4:0] count
is decremented.
KEY 3 PRESSED
KEY 3 RELEASED
GPI 7 ACTIVE
EC = 3
FIRST
READ
KEY 3 RELEASED
GPI 7 ACTIVE
EC = 2
SECOND
READ
GPI 7 ACTIVE
EC = 1
THIRD
READ
EC = 0
09714-
007
Figure 8. FIFO Operation
The FIFO registers (0x03 to 0x12) always point to the top of the
FIFO (that is, the location of EVENT1[7:0]). If the user tries to
read back from any location in a FIFO, data is always obtained
from the top of that FIFO. This ensures that events can only be
read back in the order in which they occurred, thus ensuring
the integrity of the FIFO system.
Some of the onboard functions of ADP5589 can be program-
med to generate events on the FIFO. A FIFO update control
block manages updates to the FIFO. If an I2C transaction is
accessing any of the FIFO address locations, updates are paused
until the I2C transaction has completed.
A FIFO overflow event occurs when more than 16 events are
generated prior to an external processor reading a FIFO and
clearing it.
If an overflow condition occurs, the overflow status bit is set.
An interrupt is generated if overflow interrupt is enabled,
signaling to the processor that more than 16 events have
occurred.
KEY SCAN CONTROL
General
The 19 input/output pins can be configured to decode a keypad
matrix up to a maximum size of 88 switches (11 × 8 matrix).
Smaller matrices can also be configured, freeing up the unused
row and column pins for other I/O functions.
The R0 through R7 I/O pins comprise the rows of the keypad
matrix. The C0 through C10 I/O pins comprise the columns of
the keypad matrix. Pins used as rows are pulled up via the internal
300 kΩ (or 100 kΩ) resistors. Pins used as columns are driven
low via the internal NMOS current sink.
相關(guān)PDF資料
PDF描述
V150B5H150BL CONVERTER MOD DC/DC 5V 150W
PIC16LF1509-I/SO IC MCU 8BIT 14KB FLASH 20-SOIC
VE-J44-IW-F3 CONVERTER MOD DC/DC 48V 100W
VE-J44-IW-F1 CONVERTER MOD DC/DC 48V 100W
V150B5H150B2 CONVERTER MOD DC/DC 5V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP5589ACPZ-02-R7 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
ADP5589CP-EVALZ 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
ADP-5DB 制造商:Delta Power 功能描述:
ADP-5DB-A 制造商:Delta Electronics Inc 功能描述:
ADP-5DBAB 制造商:Delta Electronics Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*