- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374020 > ADP3204JCP-REEL7 (ANALOG DEVICES INC) 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs PDF資料下載
參數(shù)資料
| 型號： | ADP3204JCP-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs |
| 中文描述： | SWITCHING CONTROLLER, QCC32 |
| 封裝： | MO-220VHHD2, LFCSP-32 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 1315K |
| 代理商： | ADP3204JCP-REEL7 |
REV. 0
ADP3204
–7–
PIN FUNCTION DESCRIPTIONS (continued)
Pin
Mnemonic
Function
11
CLAMP
Clamp (Active High). This is open-drain output pin, via the assistance of an external pull-up
resistor, indicates that the core voltage should be clamped for its protection. To allow the highest
level of protection, the CLAMP signal is developed using both a redundant reference and a redun-
dant feedback path with respect to those of the main regulation loop. In a preferred and more
conservative configuration, the core voltage is clamped by an external FET. The initial protection
function is served when it is activated by detection of either an overvoltage or a reverse-voltage
condition on the COREFB pin. Due to loss of the latched signal at IC power-off, a backup protec-
tion function is served by connecting the pull-up resistor to a system “ALWAYS” regulator output
(e.g., V5_ALWAYS). If the external FET is used, this implementation will keep the core voltage
clamped until the ADP3204 has power reapplied, thus keeping protection for the CPU even after a
hard-failure power-down and restart (e.g., a shorted top or bottom FET).
12
DRVLSD
Drive-Low Shutdown (Active Low). In its active state, this digital output pin indicates that the
lower FET of the core VR should be disabled. In the suggested application schematic, this pin is
directly connected to the pin of the same name on the ADP3415 or other driver IC. Drive-low
shutdown is normally activated by the DPRSLP signal corresponding to a light load condition, but a
number of dynamic conditions can override the control of this pin as needed.
13
SS
Soft Start. The output of this analog I/O pin is a controlled current source used to charge or
discharge an external grounded capacitor; the input is the detected voltage that is indicative of
elapsed time. The pin controls the soft start time of the IC as well as the hiccup cycle time during
overload, including but not limited to short circuit. Hiccup operation was added to reduce short
circuit power dissipation by more than an order of magnitude, while still allowing an automatic
restart when the failure mode ceased. The hiccup operation can be overwritten and changed to
latched-off operation by clamping the SS pin voltage to a voltage level somewhere above ~ 0.2 V.
In this configuration, the controller does not restart after a hiccup cycle is initiated, but stays latched off.
14
COREFB
Core Feedback. This high impedance analog input pin is used to monitor the output voltage for
setting the proper state of the PWRGD and CLAMP pins. It is generally recommended to RC-filter
the noise from the monitored core voltage, as suggested by the application schematic.
15
DACRAMP
DAC Output Ramp Rate Setting. The rate at which the DAC output voltage can ramp up or down
from one voltage to another when the VID code changes can be controlled by an external
DACRAMP capacitor connected from this pin to the DACOUT pin. The time constant of the
DACOUT voltage variation is determined by the internal resistance appearing across the
DACRAMP and DACOUT pins, and the capacitance of the DACRAMP capacitor. Not having any
DACRAMP capacitor connected to these pins results in the fastest rate. Use of the DACRAMP rate
control and the Deeper Sleep Shift adjustment features are exclusive.
16
DACOUT
Digital-to-Analog Converter Output of the VID input. This output voltage is the VID controlled
reference voltage whose primary function is to determine the output voltage regulation point.
17
GND
Ground
18–20
OUT1–3
Outputs to Driver 1–3. These digital output pins are used to command the state of theswitched
nodes via the drivers. They should be connected to the IN pin of the drivers of the appropriate channels.
21
CS1
Current Sense, Channel 1. This high impedance analog input pin is used for providing negative
feedback of the current information for the first channel.
22
CS2
Current Sense, Channel 2. This high impedance analog input pin is used to provide negative
feedback of the current information for the second channel. The pin is also used to determine
whether the chip is acting as a single or a multiphase controller. If the CS2 pin is tied to VCC but
not to a sense resistor, then three-phase operation is disabled. In this condition, the second phase
output signal (OUT2) is not switching but stays static low; the first and third phase output signals
(OUT1 and OUT2) are switching in phase. It’s the user’s discretion to use only one or both of the
two signals to drive a single- or dual-channel power stage.
23
CS3
Current Sense, Channel 3. This high impedance analog input pin is used to provide negative
feedback of the current information for the third channel. The pin is also used to determine
whether the chip is acting as a dual- or three-phase controller. If the pin is tied to VCC but not to a
sense resistor, then three-phase operation is disabled; the chip works as a dual-phase controller. In
this condition, the third phase output signal (OUT3) is not switching but stays static low; the first
and second phase output signals (OUT1, OUT2) are interleaved out-of-phase signals. In single-
phase operation, CS3 should be left open instead of being tied to VCC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADP3205 | Multiphase IMVP-IV Core Controller for Mobile CPUs |
| ADP3300ART-27 | Circular Connector; No. of Contacts:7; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Cable Receptacle; Insert Arrangement:20-15 RoHS Compliant: No |
| ADP3300ART-3 | Circular Connector; No. of Contacts:3; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Cable Receptacle; Insert Arrangement:20-19 RoHS Compliant: No |
| ADP3300ART-32 | High Accuracy anyCAP 50 mA Low Dropout Linear Regulator |
| ADP3300ART-33 | High Accuracy anyCAP 50 mA Low Dropout Linear Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP3205 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiphase IMVP-IV Core Controller for Mobile CPUs |
| ADP3205AJCPZ-R | 制造商:ON Semiconductor 功能描述:ADP3205AJCPZ-REEL |
| ADP3205AJCPZ-REEL | 功能描述:IC CTRLR BUCK DC-DC SEL 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ADP3206JCPZ-REEL | 功能描述:IC CTRLR BUCK DC-DC SEL 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
| ADP32070091CPZR | 制造商:Analog Devices 功能描述: 制造商:ON Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。