參數(shù)資料
型號(hào)： ADMC326TN
廠商： Analog Devices, Inc.
英文描述： 28-Lead ROM-Based DSP Motor Controller
中文描述： 28 - ROM的鉛基于DSP的電機(jī)控制器
文件頁(yè)數(shù)： 21/31頁(yè)
文件大?。?/td> 219K
代理商： ADMC326TN
ADMC326
–21–
REV. A
SYSTEM CONTROLLER
The system controller block of the ADMC326 performs the fol-
lowing functions:
1.
Manages the interface and data transfer between the DSP
core and the motor control peripherals.
2.
Handles interrupts generated by the motor control periph-
erals and generates a DSP core interrupt signal
IRQ2
.
3.
Controls the ADC multiplexer select lines.
4.
Enables
PWMTRIP
and PWMSYNC interrupts.
5.
Controls the multiplexing of the SPORT1 pins to select
either DR1A or DR1B data receive pins. It also allows con-
figuration of SPORT1 as a UART interface.
6.
Controls the PWM single/double update mode.
7.
Controls the ADC conversion time modes.
8.
Controls the auxiliary PWM operation mode.
9.
Contains a status register (SYSSTAT) that indicates the
state of the
PWMTRIP
pin, the watchdog timer and the
PWM timer.
10. Performs a reset of the motor control peripherals and con-
trol registers following a hardware, software or watchdog
initiated reset.
SPORT1 Control
Both data receive pins are multiplexed internally into the single
data receive input of SPORT1 as shown in Figure 18. Two
control bits in the MODECTRL register control the state of
the SPORT1 pins by manipulating internal multiplexers in
the ADMC326.
DSP
CORE
SPORT1
PIO4/DR1A
PIO2/DR1B
PIO0/TFS1
PIO5/RFS1
PIO3/SCLK1
MODECTRL (5 . . . 4)
UARTEN
DR1SEL
DT1
DR1
TFS1
RFS1
SCLK1
FL1
ADMC326
PIO1/DT1
Figure 18. Internal Multiplexing of SPORT1 Pins
Bit 4 of the MODECTRL register (DR1SEL) selects between
the two data receive pins. Setting Bit 4 of MODECTRL con-
nects pin DR1B to the internal data receive port DR1 of SPORT1.
Clearing Bit 4 connects DR1A to DR1.
Setting Bit 5 of the MODECTRL register (SPORT1 Mode)
configures the serial port for UART mode. In this mode, the
DR1 and RFS1 pins of the internal serial port are connected to-
gether. Additionally, setting the SPORT1 Mode bit connects
the FL1 flag of the DSP to the external PIO5/RFS1 pin.
Flag Pins
The ADMC326 provides flag pins. The alternate configuration
of SPORT1 includes a Flag In (FI) and Flag Out (FO) pin.
This alternate configuration of SPORT1 is selected by Bit 10 of
the DSP system control register, SYSCNTL at data memory
address, 0x3FFF. In the alternate configuration, the DR1 pin
(either DR1A or DR1B depending upon the state of the DR1SEL
bit) becomes the FI pin and the DT1 pin becomes the FO pin.
Additionally, RFS1 is configured as the
IRQ0
interrupt input
and TFS1 is configured as the
IRQ1
interrupt. The serial port
clock, SCLK1, is still available in the alternate configuration.
Development Tools
Users are recommended to obtain the ADMCF326-EVALKIT
from Analog Devices. The tool kit contains everything required
to quickly and easily evaluate and develop applications using the
ADMCF326 and ADMC326 DSP Motor Controllers. Please
contact your ADI sales representative for ordering information.
相關(guān)PDF資料
PDF描述
ADMC326TR 28-Lead ROM-Based DSP Motor Controller
ADMC326YN 28-Lead ROM-Based DSP Motor Controller
ADMC326YR 28-Lead ROM-Based DSP Motor Controller
ADMC326 28-Lead ROM-Based DSP Motor Controller
ADMC328 28-Lead ROM-Based DSP Motor Controller(28腳含ROM、數(shù)字信號(hào)處理的的馬達(dá)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADMC326TN-XXX-YY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOTOR CONTROLLER
ADMC326TR 制造商:AD 制造商全稱:Analog Devices 功能描述:28-Lead ROM-Based DSP Motor Controller
ADMC326TR-XXX-YY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOTOR CONTROLLER
ADMC326YN 制造商:AD 制造商全稱:Analog Devices 功能描述:28-Lead ROM-Based DSP Motor Controller
ADMC326YN-XXX-YY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOTOR CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*