參數(shù)資料
型號(hào)： ADMC326TN
廠商： Analog Devices, Inc.
英文描述： 28-Lead ROM-Based DSP Motor Controller
中文描述： 28 - ROM的鉛基于DSP的電機(jī)控制器
文件頁(yè)數(shù)： 13/31頁(yè)
文件大?。?/td> 219K
代理商： ADMC326TN
ADMC326
–13–
REV. A
The PWM is center-based. This means that in single update mode
the resulting output waveforms are symmetrical and centered in
the PWMSYNC period. Figure 7 presents a typical PWM tim-
ing diagram illustrating the PWM-related registers’ (PWMCHA,
PWMTM, PWMDT, and PWMSYNCWT) control over the
waveform timing in both half cycles of the PWM period. The
magnitude of each parameter in the timing diagram is determined
by multiplying the integer value in each register by t
CK
(typically
50 ns). It may be seen in the timing diagram how dead time is
incorporated into the waveforms by moving the switching edges
away from the instants set by the PWMCHA register.
PWMCHA
2
3
PWMDT
PWMSYNCWT + 1
PWMCHA
PWMTM
PWMTM
AH
AL
PWMSYNC
SYSSTAT (3)
2
3
PWMDT
Figure 7. Typical PWM Outputs of Three-Phase Timing
Unit in Single Update Mode
Each switching edge is moved by an equal amount (PWMDT
×
t
CK
) to preserve the symmetrical output patterns. The PWMSYNC
pulse, whose width is set by the PWMSYNCWT register, is also
shown. Bit 3 of the SYSSTAT register indicates which half cycle
is active. This can be useful in double update mode, as will be
discussed later.
The resultant on-times of the PWM signals shown in Figure 7
may be written as:
T
PWMCHA
PWMDT
t
T
PWMTM
PWMCHA
PWMDT
t
AH
CK
AL
CK
=
×
×
=
×
×
2
2
(
–
)
(
–
–
)
The corresponding duty cycles are:
d
T
T
PWMCHA
PWMDT
PWMTM
d
T
T
PWMTM
PWMCHA
PWMTM
PWMDT
AH
AH
S
AL
AL
S
=
=
=
=
–
–
–
Obviously, negative values of T
AH
and T
AL
are not permitted
because the minimum permissible value is zero, corresponding
to a 0% duty cycle. In a similar fashion, the maximum value is
T
S
, corresponding to a 100% duty cycle.
The output signals from the timing unit for operation in double
update mode are shown in Figure 8. This illustrates a completely
general case where the switching frequency, dead time and duty
cycle are all changed in the second half of the PWM period. Of
course, the same value for any or all of these quantities could be
used in both halves of the PWM cycle. However, it can be seen
that there is no guarantee that symmetrical PWM signals will be
produced by the timing unit in this double update mode. Addi-
tionally, it is seen that the dead time is inserted into the PWM
signals in the same way as in the single update mode.
PWMCHA
2
PWMSYNCWT
2
+ 1
PWMCHA
1
PWMTM
1
PWMTM
2
PWMSYNCWT
1
+ 1
AH
AL
PWMSYNC
SYSSTAT (3)
2
3
PWMDT
1
2
3
PWMDT
2
Figure 8. Typical PWM Outputs of Three-Phase Timing
Unit in Double Update Mode
In general, the on-times of the PWM signals in double update
mode are defined by:
T
AH
= (
PWMCHA
1
+
PWMCHA
2
–
PWMDT
1
– PWMDT
2
)
×
t
CK
T
AL
= (
PWMTM
1
+
PWMTM
2
–
PWMCHA
1
– PWMCHA
2
–
PWMDT
1
–
PWMDT
2
)
×
t
CK
where the subscript 1 refers to the value of that register during
the first half cycle and the subscript 2 refers to the value during
the second half cycle. The corresponding duty cycles are:
T
T
PWMCHA
PWMCHA
=
+
(
+
(
+
(
d
PWMTM
PWMTM
PWMDT
PWMDT
PWMTM
PWMTM
d
T
T
(
PWMTM
PWMTM
PWMCHA
)
PWMTM
PWMTM
PWCHA
PWMDT
+
1
PWMDT
PWMTM
PWMTM
AH
AH
S
AL
AL
S
=
+
(
)
)
)
)
=
=
+
+
)
+
(
+
+
(
)
(
)
1
2
1
2
1
2
1
2
1
2
1
1
2
2
1
2
2
–
because for the completely general case in double update mode,
the switching period is given by:
T
S
= (
PWMTM
1
+
PWMTM
2
)
×
t
CK
Again, the values of
T
AH
and
T
AL
are constrained to lie between
zero and
T
S
.
PWM signals similar to those illustrated in Figure 7 and Figure
8 can be produced on the BH, BL, CH, and CL outputs by pro-
gramming the PWMCHB and PWMCHC registers in a manner
identical to that described for PWMCHA.
The PWM controller does not produce any PWM outputs until
all of the PWMTM, PWMCHA, PWMCHB, and PWMCHC
registers have been written to at least once. After these registers
have been written, the counters in the three-phase timing unit
are enabled. Writing to these registers also starts the main PWM
timer. If during initialization, the PWMTM register is written
相關(guān)PDF資料
PDF描述
ADMC326TR 28-Lead ROM-Based DSP Motor Controller
ADMC326YN 28-Lead ROM-Based DSP Motor Controller
ADMC326YR 28-Lead ROM-Based DSP Motor Controller
ADMC326 28-Lead ROM-Based DSP Motor Controller
ADMC328 28-Lead ROM-Based DSP Motor Controller(28腳含ROM、數(shù)字信號(hào)處理的的馬達(dá)控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADMC326TN-XXX-YY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOTOR CONTROLLER
ADMC326TR 制造商:AD 制造商全稱:Analog Devices 功能描述:28-Lead ROM-Based DSP Motor Controller
ADMC326TR-XXX-YY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOTOR CONTROLLER
ADMC326YN 制造商:AD 制造商全稱:Analog Devices 功能描述:28-Lead ROM-Based DSP Motor Controller
ADMC326YN-XXX-YY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MOTOR CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*