- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1989 > ADF4351BCPZ (Analog Devices Inc)IC SYNTH PLL VCO 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4351BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/28頁(yè) |
| 文件大小： | 0K |
| 描述： | IC SYNTH PLL VCO 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類(lèi)型： | 扇出配送，分?jǐn)?shù)-N，整數(shù)-N，時(shí)鐘/頻率合成器（RF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 4.4GHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP（5x5） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
ADF4351
Data Sheet
Rev. 0 | Page 18 of 28
REGISTER 0
Control Bits
When Bits[C3:C1] are set to 000, Register 0 is programmed.
Figure 24 shows the input data format for programming this
register.
16-Bit Integer Value (INT)
The 16 INT bits (Bits[DB30:DB15]) set the INT value, which
determines the integer part of the feedback division factor. The
INT value is used in Equation 1 (see the INT, FRAC, MOD, and
R Counter Relationship section). Integer values from 23 to
65,535 are allowed for the 4/5 prescaler; for the 8/9 prescaler,
the minimum integer value is 75.
12-Bit Fractional Value (FRAC)
The 12 FRAC bits (Bits[DB14:DB3]) set the numerator of the
fraction that is input to the Σ-Δ modulator. This fraction, along
with the INT value, specifies the new frequency channel that
the synthesizer locks to, as shown in the RF Synthesizer—A
Worked Example section. FRAC values from 0 to (MOD 1)
cover channels over a frequency range equal to the PFD refer-
ence frequency.
REGISTER 1
Control Bits
When Bits[C3:C1] are set to 001, Register 1 is programmed.
Figure 25 shows the input data format for programming this
register.
Phase Adjust
The phase adjust bit (Bit DB28) enables adjustment of the output
phase of a given output frequency. When phase adjustment is
enabled (Bit DB28 is set to 1), the part does not perform VCO
band selection or phase resync when Register 0 is updated.
When phase adjustment is disabled (Bit DB28 is set to 0), the
part performs VCO band selection and phase resync (if phase
resync is enabled in Register 3, Bits[DB16:DB15]) when Register 0
is updated. Disabling VCO band selection is recommended only
for fixed frequency applications or for frequency deviations of
<1 MHz from the originally selected frequency.
Prescaler Value
The dual-modulus prescaler (P/P + 1), along with the INT,
FRAC, and MOD values, determines the overall division
ratio from the VCO output to the PFD input. The PR1 bit
(DB27) in Register 1 sets the prescaler value.
Operating at CML levels, the prescaler takes the clock from the
VCO output and divides it down for the counters. The prescaler
is based on a synchronous 4/5 core. When the prescaler is set to
4/5, the maximum RF frequency allowed is 3.6 GHz. Therefore,
when operating the ADF4351 above 3.6 GHz, the prescaler must
be set to 8/9. The prescaler limits the INT value as follows:
Prescaler = 4/5: NMIN = 23
Prescaler = 8/9: NMIN = 75
12-Bit Phase Value
Bits[DB26:DB15] control the phase word. The phase word must
be less than the MOD value programmed in Register 1. The phase
word is used to program the RF output phase from 0° to 360°
with a resolution of 360°/MOD (see the Phase Resync section).
In most applications, the phase relationship between the RF
signal and the reference is not important. In such applications,
the phase value can be used to optimize the fractional and sub-
fractional spur levels. For more information, see the Spur
If neither the phase resync nor the spurious optimization func-
tion is used, it is recommended that the phase word be set to 1.
12-Bit Modulus Value (MOD)
The 12 MOD bits (Bits[DB14:DB3]) set the fractional modulus.
The fractional modulus is the ratio of the PFD frequency to the
channel step resolution on the RF output. For more information,
see the 12-Bit Programmable Modulus section.
REGISTER 2
Control Bits
When Bits[C3:C1] are set to 010, Register 2 is programmed.
Figure 26 shows the input data format for programming this
register.
Low Noise and Low Spur Modes
The noise mode on the ADF4351 is controlled by setting
Bits[DB30:DB29] in Register 2 (see Figure 26). The noise mode
allows the user to optimize a design either for improved spurious
performance or for improved phase noise performance.
When the low spur mode is selected, dither is enabled. Dither
randomizes the fractional quantization noise so that it resembles
white noise rather than spurious noise. As a result, the part is
optimized for improved spurious performance. Low spur mode
is normally used for fast-locking applications when the PLL
closed-loop bandwidth is wide. Wide loop bandwidth is a loop
bandwidth greater than 1/10 of the RFOUT channel step resolu-
tion (fRES). A wide loop filter does not attenuate the spurs to the
same level as a narrow loop bandwidth.
For best noise performance, use the low noise mode option.
When the low noise mode is selected, dither is disabled. This
mode ensures that the charge pump operates in an optimum
region for noise performance. Low noise mode is extremely
useful when a narrow loop filter bandwidth is available. The
synthesizer ensures extremely low noise, and the filter attenuates
the spurs. Figure 10 through Figure 12 show the trade-offs in a
typical W-CDMA setup for different noise and spur settings.
MUXOUT
The on-chip multiplexer is controlled by Bits[DB28:DB26]
(see Figure 26). Note that N counter output must be disabled
for VCO band selection to operate correctly.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4360-0BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-1BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-2BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-3BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-4BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4351BCPZ-RL7 | 功能描述:IC SYNTH PLL VCO 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ADF4351BCPZ-U5 | 制造商:Analog Devices 功能描述:- Rail/Tube |
| ADF4351BCPZ-U6 | 制造商:Analog Devices 功能描述:WIDEBAND SYNTHESIZER WITH INTEGRATED VCO - Rail/Tube |
| ADF4355-2BCPZ | 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤(pán) 零件狀態(tài):有效 類(lèi)型:* PLL:是 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大值:4.4GHz 分頻器/倍頻器:是/是 電壓 - 電源:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
| ADF4355-2BCPZ-RL7 | 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類(lèi)型:* PLL:是 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大值:4.4GHz 分頻器/倍頻器:是/是 電壓 - 電源:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:24-LFCSP-WQ（4x4） 標(biāo)準(zhǔn)包裝:1,500 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。