- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1989 > ADF4150BCPZ-RL7 (Analog Devices Inc)IC PLL FREQ SYNTH 5.0GHZ 24LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4150BCPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTH 5.0GHZ 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 類型： | 分數(shù) N，整數(shù) N，頻率合成器（RF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 4.4GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-WQ（4x4） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁
Data Sheet
ADF4150
Rev. A | Page 7 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CLK
Serial Clock Input. Data is clocked into the 32-bit shift register on the CLK rising edge. This input is a high
impedance CMOS input.
2
DATA
Serial Data Input. The serial data is loaded MSB first with the three LSBs as the control bits. This input is a high
impedance CMOS input.
3
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift register is loaded into the register
that is selected by the three LSBs.
4
CE
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state
mode. Taking the pin high powers up the device depending on the status of the power-down bits.
5
SW
Fastlock Switch. Make a connection to this pin from the loop filter when using the fastlock mode.
6
VP
Charge Pump Power Supply. This pin should be greater than or equal to AVDD. In systems where AVDD is 3 V, it
can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V.
7
CPOUT
Charge Pump Output. When enabled, this provides ±ICP to the external loop filter. The output of the loop filter
is connected to VTUNE to drive the external VCO.
8
CPGND
Charge Pump Ground. This is the ground return pin for CPOUT.
9
AVDD1
Analog Power Supply. This pin ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
are to be placed as close as possible to this pin. AVDD must have the same value as DVDD.
10
RFIN+
Input to the RF Input. This small signal input is ac-coupled to the external VCO.
11
RFIN
Complementary Input to the RF Input. This point must be decoupled to the ground plane with a small bypass
capacitor, typically 100 pF.
12, 13
AGND
Analog Ground. This is a ground return pin for AVDD1 and AVDD2.
14
RFOUT
Complementary RF Output. The output level is programmable. The VCO fundamental output or a divided
down version is available.
15
RFOUT+
RF Output. The output level is programmable. The VCO fundamental output or a divided down version is
available.
16
AVDD2
Analog Power Supply. This pin ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
are to be placed as close as possible to this pin. AVDD2 must have the same value as DVDD.
17
PDBRF
RF Power-Down. A logic low on this pin mutes the RF outputs. This function is also software controllable.
18
DVDD
Digital Power Supply. This pin should be the same voltage as AVDD. Place decoupling capacitors to the ground
plane as close as possible to this pin.
19
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance
of 100 kΩ. This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
20
LD
Lock Detect Output Pin. This pin outputs a logic high to indicate PLL lock; a logic low output indicates loss of
PLL lock.
21
MUXOUT
Multiplexer Output. This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference
frequency to be accessed externally.
AGND
AVDD2
DVDD
RE
F
IN
S
DV
DD
SD
G
ND
M
UX
O
UT
R
SET
RFOUT+
RFOUT
PDBRF
LD
NOTES
1. THE LFCSP HAS AN EXPOSED PADDLE
THAT MUST BE CONNECTED TO GND.
PIN 1
INDICATOR
1
CLK
2
DATA
3
LE
4
CE
5
SW
6
VP
15
16
17
18
14
13
7
CP
O
UT
8
CP
G
ND
9
A
V
DD
1
RF
IN
–
12
A
G
ND
10
RF
IN
+
21
22
23
24
20
19
ADF4150
TOP VIEW
(Not to Scale)
08226-
003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4150HVBCPZ | IC FRACTION-N FREQ SYNTH 32LFCSP |
| ADF4151BCPZ-RL7 | IC FRACTION-N FREQ SYNTH 32LFCSP |
| ADF4153YRUZ | IC SYNTH PLL RF F-N FREQ 16TSSOP |
| ADF4154BRU | IC FRAC-N FREQ SYNTH 16-TSSOP |
| ADF4156BRUZ-RL7 | IC PLL FRAC-N FREQ SYNTH 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4150HV | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Voltage, Fractional-N |
| ADF4150HVBCPZ | 功能描述:IC FRACTION-N FREQ SYNTH 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4150HVBCPZ-RL7 | 功能描述:IC FRACTION-N FREQ SYNTH 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4151 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fractional-N/Integer-N PLL Synthesizer |
| ADF4151BCPZ | 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。