參數(shù)資料
型號: ADD8502
廠商: Analog Devices, Inc.
元件分類: 圓形連接器
英文描述: Circular Connector; No. of Contacts:128; Series:LJT00R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:25-35
中文描述: 整合式LCD灰度發(fā)生器
文件頁數(shù): 11/16頁
文件大?。?/td> 1436K
代理商: ADD8502
REV. 0
ADD8502
–11–
OPERATION
Transfer Function
The transfer function for the ADD8502 is given in the following
equations:
1. Digital-to-analog transfer function for DAC A. An output can
be derived from Equation 1 as:
V
V
D
OUTA
DD
2
A
=
+
1
1024
(1)
2. Digital-to-analog transfer function for DAC B. An output can
be derived from Equation 2 as:
V
D
V
OUTB
B
DD
2
=
1024
(2)
Where
D
A
and
D
B
are decimal equivalents of the binary codes
that are loaded to the DAC Register from 0 to 1023.
3. Using any programmed tap point from the 512 resistor string,
the system output can be derived from Equation 3:
V
V
(
V
T
512
V
TX
OUTA
OUTB
X
OUTB
=
)
(3)
Where
T
X
is any tap point of the 512 resistor string. It is mask
programmable.
V
TX
is the voltage output at any output (VO, ... V4)
and will switch between two voltages depending on the mask
programmed tap points.
Example:
V
DD
= 5 V,
D
A
= 1,000,
D
B
= 100, and
T
X
= 500.
C1
C3
C2
C0
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X1
X0
DB15 (MSB)
CONTROL BITS
DATA BITS
DON’T
CARE
DB0 (LSB)
Figure 4. Input Register Contents
V
OUTA
= 4.941 V
V
OUTB
= 0.244 V
V
TX
= 4.831 V
Equations 1–3 will provide a theoretical calculation of the out-
puts. The actual will vary with load, process, and architecture.
See Specifications table.
SERIAL INTERFACE
The ADD8502 has a 3-wire serial interface (
CS-LD
, SCK, and
D
IN
). The writing sequence begins by bringing the
CS-LD
line
LOW. Data on the D
IN
line is clocked into the 16-bit shift regis-
ter on the rising edge of SCK. The serial clock frequency can be
as high as 10 MHz. When the last data bit is clocked in,
CS-LD
line needs to be brought HIGH to load the DAC regis-
ters and the operation mode is dependent upon the control bits.
Input Shift Register
The input shift register is 16 bits wide (see Figure 4). The first
four control bits (C3, C2, C1, and C0) are used to set the different
operating modes of the device. The next 10 bits are the data bits
and the last two bits are “Don’t Cares.” This composes a full word
that is transferred to the DAC register on the rising edge of
CS-LD
.
In a normal write sequence, the
CS-LD
line is kept LOW for at
least 16 rising edges of SCK and then it is brought HIGH to
update the DACs. However, if
CS-LD
is brought HIGH before
the 16
th
rising edge, this acts as an interrupt to the write sequence.
The shift register is reset and the write sequence is seen as invalid.
Neither an update of the DAC register contents nor a change in
the operation mode occurs.
相關(guān)PDF資料
PDF描述
ADD8504WRUZ 4-, 5-, 6-Channel, Muxed Input Line Inversion LCD Gamma Buffers
ADD8504WRUZ-REEL 4-, 5-, 6-Channel, Muxed Input Line Inversion LCD Gamma Buffers
ADD8504WRUZ-REEL7 4-, 5-, 6-Channel, Muxed Input Line Inversion LCD Gamma Buffers
ADD8505 4-, 5-, 6-Channel, Muxed Input Line Inversion LCD Gamma Buffers
ADD8505WRUZ 4-, 5-, 6-Channel, Muxed Input Line Inversion LCD Gamma Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADD8502-1ACP-REEL7 制造商:Analog Devices 功能描述:
ADD8502ACP-REEL7 制造商:Analog Devices 功能描述:
ADD8504 制造商:AD 制造商全稱:Analog Devices 功能描述:4-, 5-, 6-Channel, Muxed Input Line Inversion LCD Gamma Buffers
ADD8504-EVAL 功能描述:放大器 IC 開發(fā)工具 4 Channel Mux`d Buffer for Line Inversio RoHS:否 制造商:International Rectifier 產(chǎn)品:Demonstration Boards 類型:Power Amplifiers 工具用于評估:IR4302 工作電源電壓:13 V to 23 V
ADD8504WRUZ 功能描述:IC GAMMA BUFFER 4CHAN 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 標準包裝:1,000 系列:- 應(yīng)用:驅(qū)動器 輸出類型:差分 電路數(shù):3 -3db帶寬:350MHz 轉(zhuǎn)換速率:1000 V/µs 電流 - 電源:14.5mA 電流 - 輸出 / 通道:60mA 電壓 - 電源,單路/雙路(±):5 V ~ 12 V,±2.5 V ~ 6 V 安裝類型:表面貼裝 封裝/外殼:20-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR)