- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10979 > AD9959BCPZ (Analog Devices Inc)IC DDS QUAD 10BIT DAC 56LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9959BCPZ |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 31/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS QUAD 10BIT DAC 56LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | Phase Coherent FSK Modulator (CN0186) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 500MHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤(pán) |
| 產(chǎn)品目錄頁(yè)面： | 552 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
AD9959
Rev. B | Page 37 of 44
Table 29. Channel Register Map
Register
Name
(Serial
Address)
Bit
Range
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
Channel
Function
Register1
(CFR)
(0x03)
[23:16]
Amplitude freq. phase
(AFP) select[23:22]
Open[21:16]
0x00
[15:8]
Linear
sweep
no-dwell
Linear
sweep
enable
Load SRR at
I/O_UPDATE
Open[12:11]
Must be 0
DAC full-scale current
control[9:8]
0x03
[7:0]
Digital
power-
down
DAC
power-
down
Matched
pipe delays
active
Autoclear
sweep
accumulator
Clear sweep
accumulator
Autoclear
phase
accumulator
Clear phase
accumulator2
Sine
output
enable
0x02
Channel
Frequency
Tuning
Word 01
(CFTW0)
(0x04)
[31:24]
Frequency Tuning Word 0[31:24]
0x00
[23:16]
Frequency Tuning Word 0[23:16]
N/A
[15:8]
Frequency Tuning Word 0[15:8]
N/A
[7:0]
Frequency Tuning Word 0[7:0]
N/A
Channel
Phase
Offset
Word 01
(CPOW0)
(0x05)
[15:8]
Open[15:14]
Phase Offset Word 0[13:8]
0x00
[7:0]
Phase Offset Word 0[7:0]
0x00
Amplitude
Control
Register
(ACR)
(0x06)
[23:16]
Amplitude ramp rate[23:16]
N/A
[15:8]
Increment/decrement
step size[15:14]
Open
Amplitude
multiplier
enable
Ramp-up/
ramp-down
enable
Load ARR at
I/O_UPDATE
Amplitude scale
factor[9:8]
0x00
[7:0]
Amplitude scale factor[7:0]
0x00
Linear
Sweep
Ramp
(LSRR)
(0x07)
[15:8]
Falling sweep ramp rate (FSRR)[15:8]
N/A
[7:0]
Rising sweep ramp rate (RSRR)[7:0]
N/A
LSR Rising
Delta
(RDW)
(0x08)
[31:24]
Rising delta word[31:24]
N/A
[23:16]
Rising delta word[23:16]
N/A
[15:8]
Rising delta word[15:8]
N/A
[7:0]
Rising delta word[7:0]
N/A
LSR Falling
Delta
(FDW)
(0x09)
[31:24]
Falling delta word[31:24]
N/A
[23:16]
Falling delta word[23:16]
N/A
[15:8]
Falling delta word[15:8]
N/A
[7:0]
Falling delta word[7:0]
N/A
1 There are four sets of channel registers and profile registers, one per channel. This is not shown in the Table 29 or Table 30 because the addresses of all channel
registers and profile registers are the same for each channel. Therefore, the channel enable bits (CSR[7:4]) determine if the channel registers and/or profile registers of
each channel are written to or not.
2 The clear phase accumulator bit is set to Logic 1 after a master reset. It self-clears or is set to Logic 0 when an I/O update is asserted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2WT-IY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
| VE-2WR-IY-F4 | CONVERTER MOD DC/DC 7.5V 50W |
| VE-2WR-IY-F1 | CONVERTER MOD DC/DC 7.5V 50W |
| VE-2WP-IY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-2WN-IY-F2 | CONVERTER MOD DC/DC 18.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9959BCPZ1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
| AD9959BCPZ-REEL7 | 功能描述:IC DDS QUAD 10BIT DAC 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9959BCPZ-REEL71 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
| AD995PCBZ | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC |
| AD9960BSTZ | 功能描述:RFID應(yīng)答器 MxFE for RFID Reader Transceiver RoHS:否 制造商:Murata 存儲(chǔ)容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。