- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16821 > AD9958/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9958 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9958/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 11/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9958 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109) Phase Coherent FSK Modulator (CN0186) AD9958/59 Eval Brd Schematics AD9958/59 Eval Brd Gerber Files AD9958 Eval Brd BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 計(jì)時(shí)，直接數(shù)字合成（DDS） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9958 |
| 主要屬性： | 10 位數(shù)模轉(zhuǎn)換器，32 位調(diào)節(jié)字寬 |
| 次要屬性： | 500MHz 2 通道圖形用戶界面 |
| 已供物品： | 板，線纜，軟件 |
| 產(chǎn)品目錄頁(yè)面： | 552 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD9958BCPZ-REEL7-ND - IC DDS DUAL 10BIT DAC 56LFCSP AD9958BCPZ-ND - IC DDS DUAL 500MSPS DAC 56LFCSP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
Data Sheet
AD9958
Rev. B | Page 19 of 44
MODES OF OPERATION
There are many combinations of modes (for example, single-
tone, modulation, linear sweep) that the AD9958 can perform
simultaneously. However, some modes require multiple data
pins, which can impose limitations. The following guidelines
can help determine if a specific combination of modes can be
performed simultaneously by the AD9958.
CHANNEL CONSTRAINT GUIDELINES
Single-tone mode, two-level modulation mode, and linear
sweep mode can be enabled on either channel and in any
combination simultaneously.
Both channels can perform four-level modulation
simultaneously.
Either channel can perform eight-level or 16-level
modulation. The other channel can only be in single-tone
mode.
The RU/RD function can be used on both channels in
single-tone mode. See the Output Amplitude Control
Mode section for the RU/RD function.
When Profile Pin P2 and Profile Pin P3 are used for
RU/RD, either channel can perform two-level modulation
with RU/RD or both channels can perform linear
frequency or phase sweep with RU/RD.
When Profile Pin P3 is used for RU/RD, either channel can
be used in eight-level modulation with RU/RD. The other
channel can only be in single-tone mode.
When SDIO_1, SDIO_2, and SDIO_3 pins are used for
RU/RD, either or both channels can perform two-level
modulation with RU/RD. If one channel is not in two-level
modulation, it can only be in single-tone mode.
When the SDIO_1, SDIO_2, and SDIO_3 pins are used for
RU/RD, either or both channels can perform four-level
modulation with RU/RD. If one channel is not in four-level
modulation, it can only be in single-tone mode.
When the SDIO_1, SDIO_2, and SDIO_3 pins are used for
RU/RD, either channel can perform eight-level modulation
with RU/RD. The other channel can only be in single-tone
mode.
When the SDIO_1, SDIO_2, and SDIO_3 pins are used for
RU/RD, either channel can perform 16-level modulation with
RU/RD. The other channel can only be in single-tone mode.
Amplitude modulation, linear amplitude sweep modes,
and the RU/RD function cannot operate simultaneously,
but frequency and phase modulation can operate
simultaneously with the RU/RD function.
POWER SUPPLIES
The AVDD and DVDD supply pins provide power to the DDS
core and supporting analog circuitry. These pins connect to a
1.8 V nominal power supply.
The DVDD_I/O pin connects to a 3.3 V nominal power supply.
All digital inputs are 3.3 V logic except for the CLK_MODE_SEL
input. CLK_MODE_SEL (Pin 24) is an analog input and should
be operated by 1.8 V logic.
SINGLE-TONE MODE
Single-tone mode is the default mode of operation after a master
reset signal. In this mode, both DDS channels share a common
address location for the frequency tuning word (Register 0x04)
and phase offset word (Register 0x05). Channel enable bits are
provided in combination with these shared addresses. As a
result, the frequency tuning word and/or phase offset word can
be independently programmed between channels (see the follow-
ing Step 1 through Step 5). The channel enable bits do not
require an I/O update to enable or disable a channel.
See the Register Maps and Bit Descriptions section for a
description of the channel enable bits in the channel select
register (CSR, Register 0x00). The channel enable bits are
enabled or disabled immediately after the CSR data byte is
written.
Address sharing enables channels to be written simultaneously,
if desired. The default state enables all channel enable bits.
Therefore, the frequency tuning word and/or phase offset word
is common to all channels but written only once through the
serial I/O port.
The following steps present a basic protocol to program a
different frequency tuning word and/or phase offset word for
each channel using the channel enable bits.
1. Power up the DUT and issue a master reset. A master reset
places the part in single-tone mode and single-bit mode for
serial programming operations (refer to the Serial I/O Modes
of Operation section). Frequency tuning words and phase
offset words default to 0 at this point.
2. Enable only one channel enable bit (Register 0x00) and
disable the other channel enable bit.
3. Using the serial I/O port, program the desired frequency
tuning word (Register 0x04) and/or the phase offset word
(Register 0x05) for the enabled channel.
4. Repeat Step 2 and Step 3 for each channel.
5. Send an I/O update signal. After an I/O update, all
channels should output their programmed frequency
and/or phase offset values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9957/PCBZ | BOARD EVAL AD9957 QUADRATURE MOD |
| GCA22DRMD-S288 | CONN EDGECARD 44POS .125 EXTEND |
| AD9959/PCBZ | BOARD EVALUATION FOR AD9959 |
| ECM12DTKT-S288 | CONN EDGECARD 24POS .156 EXTEND |
| ATWEBDVK-02RC | KIT DEV TCP/IP AT89C51RD2 REMOTE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9959 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 Channel 500MSPS DDS with 10-bit DACs |
| AD9959/PCBZ | 功能描述:BOARD EVALUATION FOR AD9959 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9959/PCBZ | 制造商:Analog Devices 功能描述:AD9959, DDS, DAC, GUI, USB, EVALUATION B |
| AD9959/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
| AD9959_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。