- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9957BSVZ-REEL (Analog Devices Inc)IC DDS 1GSPS 14BIT IQ 100TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9957BSVZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/64頁 |
| 文件大小： | 0K |
| 描述： | IC DDS 1GSPS 14BIT IQ 100TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 1GHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 帶卷 (TR) |
| 配用： | AD9957/PCBZ-ND - BOARD EVAL AD9957 QUADRATURE MOD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9957
Data Sheet
Rev. C | Page 40 of 64
SYNCHRONIZATION OF MULTIPLE DEVICES
OVERVIEW
The internal clocks of the AD9957 provide the timing for the
propagation of data along the baseband signal processing path.
These internal clocks are derived from the internal system clock
(SYSCLK) and are all submultiples of the SYSCLK frequency.
The logic state of all of these clocks in aggregate during any
given SYSCLK cycle defines a unique clock state. The clock state
advances with each cycle of SYSCLK, but the sequence of clock
states is periodic. By definition, multiple devices are synchro-
nized when their clock states match and they transition between
states simultaneously. Clock synchronization allows the user to
asynchronously program multiple devices, but synchronously
activate the programming by applying a coincident I/O update
to all devices. It also allows multiple devices to operate in unison
when the parallel port is in use with either the QDUC or inter-
polating DAC mode (see Figure 59) or when the dual serial port
(BlackFin interface) is in use.
The function of the synchronization logic in the AD9957 is to
force the internal clock generator to a predefined state coincident
with an external synchronization signal applied to the SYNC_IN
pins. Forcing multiple devices to the same clock state coincident
with the same external signal is, by definition, synchronization.
Figure 54 is a block diagram of the synchronization function.
The synchronization logic consists of two independent blocks, a
sync generator and a sync receiver, both of which use the local
SYSCLK signal for internal timing.
SYNC
GENERATOR
REF_CLK
5
SYSCLK
INTERNAL
CLOCKS
6
5
4
SYNC
RECEIVER
SYN
C
G
E
NE
RAT
O
R
E
NABL
E
SYN
C
G
E
NE
RAT
O
R
DE
L
AY
SYN
C
P
OLA
R
ITY
90
91
9
10
SYNC_OUT
REF_CLK
INPUT
CIRCUITRY
7
8
12
SYNC_IN
SYNC_SMP_ERR
SYNC
VALIDATION
DELAY
SYNC STATE
PRESET VALUE
SYNC
TIMING
VALIDATION
DISABLE
CL
O
CK
G
E
NE
RAT
O
R
SETUP AND
HOLD VALIDATION
SYNC
RECEIVER
ENABLE
SYNC
RECEIVER
DELAY
06384-
032
INPUT DELAY
AND EDGE
DETECTION
Figure 54. Synchronization Circuit Block Diagram
The synchronization mechanism relies on the premise that the
REFCLK signal appearing at each device is edge aligned with all
others resulting from the external REFCLK distribution system
(see Figure 59).
CLOCK GENERATOR
The clock generator provides the necessary timing for the inter-
nal workings of the AD9957. The goal of the synchronization
mechanism is to force the clock generator to a known state
coincident with an external synchronization signal. The clock
generator consists of three separate clock trees (see Figure 55).
The first is a common clock generator that is active for all
programmed modes of operation (single tone, QDUC, or
interpolating DAC). The common clock generates the
SYNC_CLK signal that appears at Pin 55. The second clock
generator is active when the device is programmed for the
interpolating DAC mode or quadrature modulation mode using
the parallel data port. It uses the SYSCLK/2 output of the common
clock as its primary timing source. The third clock generator is
active when the device is programmed for quadrature modulation
mode using the BlackFin interface.
6
SYSCLK
PDCLK
6
COMMON CLOCK
GENERATOR
SYNC_CLK
CLOCK GENERATOR FOR
QUADRATURE MODULATION MODE
WITH THE BLACKFIN INTERFACE
SYNC
PULSE
SYNC STATE
PRESET VALUE
CLOCK GENERATOR FOR INTERPOLATING
DAC MODE OR QUADRATURE MODULATION
MODE WITH THE PARALLEL DATA PORT
÷2
÷R
06384-
065
Figure 55. Clock Generator
SYNC GENERATOR
The sync generator block is shown in Figure 56. It is activated
via the Sync Generator Enable bit. It allows for one AD9957 in a
group to function as a master timing source with the remaining
devices slaved to the master.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9958BCPZ-REEL7 | IC DDS DUAL 10BIT DAC 56LFCSP |
| AD9959BCPZ-REEL7 | IC DDS QUAD 10BIT DAC 56LFCSP |
| AD9970BCPZRL7 | IC PROCESSOR CCD SIGNAL 32-LFCSP |
| AD9972BBCZRL | IC CCD SGNL PROC 14BIT 100CSPBGA |
| AD9973BBCZ | IC CCD SGNL PROC 14BIT 84-CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9957BSVZREEL13 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC |
| AD9958 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel 500 MSPS DDS with 10-Bit DACs |
| AD9958 PCB | 制造商:Analog Devices 功能描述:EVAL BOARD ((NS)) |
| AD9958/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 2-Channel 500 MSPS DDS With 10-Bit DACs 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC DDS |
| AD9958/PCBZ | 功能描述:BOARD EVALUATION FOR AD9958 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。