參數(shù)資料
型號： AD9957BSVZ-REEL
廠商： Analog Devices Inc
文件頁數(shù)： 2/64頁
文件大小： 0K
描述： IC DDS 1GSPS 14BIT IQ 100TQFP
產(chǎn)品培訓模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標準包裝： 1,000
分辨率（位）： 14 b
主 fclk： 1GHz
調(diào)節(jié)字寬（位）： 32 b
電源電壓： 1.8V, 3.3V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 帶卷 (TR)
配用： AD9957/PCBZ-ND - BOARD EVAL AD9957 QUADRATURE MOD
AD9957
Data Sheet
Rev. C | Page 10 of 64
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
I/O1
Description
1, 24, 61, 72, 86,
87, 93, 97 to 100
NC
Not Connected. Allow device pin to float.
2
PLL_LOOP_FILTER
I
PLL-Loop Filter Compensation. See External PLL Loop Filter Components section.
3, 6, 89, 92
AVDD (1.8V)
I
Analog Core VDD. 1.8 V analog supplies.
74 to 77, 83
AVDD (3.3V)
I
Analog DAC VDD. 3.3 V analog supplies.
17, 23, 30, 47, 57,
64
DVDD (1.8V)
I
Digital Core VDD. 1.8 V digital supplies.
11, 15, 21, 28, 45,
56, 66
DVDD_I/O (3.3V)
I
Digital Input/Output VDD. 3.3 V digital supplies.
4, 5, 73, 78, 79,
82, 85, 88, 96
AGND
I
Analog Ground.
13, 16, 22, 29, 46,
58, 62, 63, 65
DGND
I
Digital Ground.
7
SYNC_IN+
I
Synchronization Signal, Digital Input (Rising Edge Active). Synchronization signal from
external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section.
8
SYNC_IN
I
Synchronization Signal, Digital Input (Falling Edge Active). Synchronization signal from
external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section.
9
SYNC_OUT+
O
Synchronization Signal, Digital Output (Rising Edge Active). Synchronization signal from
internal device subclocks to synchronize external slave devices. See the Synchronization of
10
SYNC_OUT
O
Synchronization Signal, Digital Output (Falling Edge Active). Synchronization signal from
internal device subclocks to synchronize external slave devices. See the Synchronization of
12
SYNC_SMP_ERR
O
Synchronization Sample Error, Digital Output (Active High). A high on this pin indicates
that the AD9957 did not receive a valid sync signal on SYNC_IN+/SYNC_IN. See the
14
MASTER_RESET
I
Master Reset, Digital Input (Active High). This pin clears all memory elements and sets
registers to default values.
18
EXT_PWR_DWN
I
External Power-Down, Digital Input (Active High). A high level on this pin initiates the
currently programmed power-down mode. See the Power-Down Control section for
further details. If unused, tie to ground.
19
PLL_LOCK
O
PLL Lock, Digital Output (Active High). A high on this pin indicates that the clock multiplier
PLL has acquired lock to the reference clock input.
20
CCI_OVFL
O
CCI Overflow Digital Output, Active High. A high on this pin indicates a CCI filter overflow.
This pin remains high until the CCI overflow condition is cleared.
25 to 27, 31 to
39, 42 to 44, 48
to 50
D<17:0>
I/O
Parallel Data Input Bus (Active High). These pins provide the interleaved, 18-bit, digital, I
and Q vectors for the modulator to upconvert. Also used for a GPIO port in Blackfin
interface mode.
42
SPORT I-DATA
I
In Blackfin interface mode, this pin serves as the I-data serial input.
43
SPORT Q-DATA
I
In Blackfin interface mode, this pin serves as the Q-data serial input.
40
PDCLK
O
Parallel Data Clock, Digital Output (Clock). See the Signal Processing section for details.
41
TxENABLE/FS
I
Transmit Enable, Digital Input (Active High). See the Signal Processing section for details.
In Blackfin interface mode, this pin serves as the FS input to receive the RFS output signal
from the Blackfin.
51
RT
I
RAM Trigger, Digital Input (Active High). This pin provides control for the RAM amplitude
scaling function. When this function is engaged, a high sweeps the amplitude from the
beginning RAM address to the end. A low sweeps the amplitude from the end RAM
address to the beginning. If unused, connect to ground or supply.
52 to 54
PROFILE<2:0>
I
Profile Select Pins, Digital Inputs (Active High). These pins select one of eight
phase/frequency profiles for the DDS core (single tone or carrier tone). Changing the state
of one of these pins transfers the current contents of all I/O buffers to the corresponding
registers. State changes should be set up to the SYNC_CLK pin.
55
SYNC_CLK
O
Output System Clock/4, Digital Output (Clock). The I/O_UPDATE and PROFILE<2:0> pins
should be set up to the rising edge of this signal.
相關(guān)PDF資料
PDF描述
AD9958BCPZ-REEL7 IC DDS DUAL 10BIT DAC 56LFCSP
AD9959BCPZ-REEL7 IC DDS QUAD 10BIT DAC 56LFCSP
AD9970BCPZRL7 IC PROCESSOR CCD SIGNAL 32-LFCSP
AD9972BBCZRL IC CCD SGNL PROC 14BIT 100CSPBGA
AD9973BBCZ IC CCD SGNL PROC 14BIT 84-CSPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9957BSVZREEL13 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC
AD9958 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel 500 MSPS DDS with 10-Bit DACs
AD9958 PCB 制造商:Analog Devices 功能描述:EVAL BOARD ((NS))
AD9958/PCB 制造商:Analog Devices 功能描述:Evaluation Board For 2-Channel 500 MSPS DDS With 10-Bit DACs 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC DDS
AD9958/PCBZ 功能描述:BOARD EVALUATION FOR AD9958 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:AgileRF™ 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*