參數(shù)資料
型號: AD9923ABBCZ
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA105
封裝: 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105
文件頁數(shù): 25/88頁
文件大?。?/td> 852K
代理商: AD9923ABBCZ
AD9923A
VERTICAL TIMING GENERATION
The AD9923A provides a very flexible solution for generating
vertical CCD timing; it can support multiple CCDs and different
system architectures. The 13-phase vertical transfer clocks, XV1 to
XV13, are used to shift lines of pixels into the horizontal output
register of the CCD. The AD9923A allows these outputs to be
individually programmed into various readout configurations,
using a four-step process as shown in Figure 35.
Rev. 0 | Page 25 of 88
1.
Use the vertical pattern group registers to create the individual
pulse patterns for XV1 to XV13.
2.
Use the V-pattern groups to build the sequences and add more
information.
3.
Construct the readout for an entire field by dividing the field
into regions and assigning a sequence to each region. Each
field can contain up to nine regions to accommodate different
steps, such as high speed line shifts and unique vertical line
transfers, of the readout. The total number of V-patterns,
V-sequences, and fields are programmable and limited by the
number of registers. High speed line shifts and unique vertical
transfers are examples of the different steps required for
readout.
4.
Use the MODE register to combine fields in any order for
various readout configurations.
CREATE THE VERTICAL PATTERN GROUPS,
UP TO FOUR TOGGLE POSITIONS FOR EACH OUTPUT.
XV1
XV2
XV11
XV12
XV1
XV2
XV3
XV3
XV11
XV12
VPAT 0
VPAT 1
1
USE THE MODE REGISTER TO CONTROL WHICH FIELDS
ARE USED, AND IN WHAT ORDER (MAXIMUM OF SEVEN
FIELDS MAY BE COMBINED IN ANY ORDER).
FIELD 3
FIELD 4
FIELD 0
FIELD 1
FIELD 2
FIELD 5
FIELD 1
FIELD 4
FIELD 2
4
BUILD THE V-SEQUENCES BY ADDING START POLARITY,
LINE START POSITION, NUMBER OF REPEATS, ALTERNATION,
GROUP A/B INFORMATION, AND HBLK/CLPOB PULSES.
V-SEQUENCE 0
(VPAT0, 1 REP)
V-SEQUENCE 1
(VPAT1, 2 REP)
V-SEQUENCE 2
(VPAT1, N REP)
XV1
XV2
XV11
XV12
XV3
XV1
XV2
XV11
XV12
XV3
XV1
XV2
XV11
XV12
XV3
2
FIELD 0
FIELD 1
FIELD 2
REGION 0: USE V-SEQUENCE 2
REGION 1: USE V-SEQUENCE 0
REGION 3: USE V-SEQUENCE 0
REGION 4: USE V-SEQUENCE 2
REGION 2: USE V-SEQUENCE 3
3
BUILD EACH FIELD BY DIVIDING IT INTO DIFFERENT
REGIONS AND ASSIGNING A V-SEQUENCE TO EACH
(MAXIMUM OF NINE REGIONS IN EACH FIELD).
0
Figure 35. Summary of Vertical Timing Generation
相關(guān)PDF資料
PDF描述
AD9923ABBCZRL CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9925BBCZRL CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925 CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925BBCZ CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9927 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9923ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk